Design space exploration of a particle filter using higher-0rder functions


Share/Save/Bookmark

Wester, Rinse and Kuper, Jan (2014) Design space exploration of a particle filter using higher-0rder functions. In: Reconfigurable Computing: Architectures, Tools, and Applications. Lecture notes in computer science, 8405 . Springer, London, UK, pp. 219-226. ISBN 9783319059594

[img] PDF - Published Version
Restricted to UT campus only

470kB
Abstract:This paper presents a design space exploration methodology based on higher-order functions to facilitate the tradeoff between execution time and area usage on FPGAs. Higher-order function are transformed, resulting in parameterized nodes where the amount of parallelism and thereby performance, can be controlled. For composition and scheduling of operations, dataflow principles are used. To show the validity of the approach, a particle filter has been transformed and synthesized for FPGA. The resulting architecture is parameterizable and achieves good performance.
Item Type:Book Section
Faculty:
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:http://purl.utwente.nl/publications/90642
Official URL:https://doi.org/10.1007/978-3-319-05960-0_21
Export this item as:BibTeX
EndNote
HTML Citation
Reference Manager

 

Repository Staff Only: item control page

Metis ID: 305870