Chapter 1
Architecture specifications in CλaSH

Jan Kuper, Christiaan Baaij, Matthijs Kooijman, Marco Gerards
University of Twente, Dept. of Comp. Science, Enschede, The Netherlands
Email: j.kuper@utwente.nl

Abstract

This paper introduces CλaSH, a novel hardware specification environment, by discussing several non-trivial examples. CλaSH is based on the functional language Haskell, and exploits many of its powerful abstraction mechanisms such as higher order functions, polymorphism, lambda abstraction, pattern matching, type derivation. As a result, specifications in CλaSH are concise and semantically clear, and simulations can be directly executed within a Haskell evaluation environment. CλaSH generates synthesizable low-level VHDL code by applying several transformation rules to a functional specification of a digital circuit.

1.1 Introduction

A synchronous combinational digital circuit (without feedback) transforms input signals into output signals. Each time such a circuit gets the same input signals, it produces the same output signals, i.e., it behaves as a mathematical function. Things become a bit more complicated when a circuit contains memory elements, i.e., when the circuit has state, since a (mathematical) function does not have state. Still, intuitively a circuit strongly refers to the concept of function and several attempts have been made to develop hardware description languages based on a functional language, see e.g. [2], [5]–[8].

Two of the most well-known of these are Lava (see [2]) and ForSyDe (see [6]). These languages are domain specific embedded languages, and are both defined in Haskell. In both languages a digital circuit is specified as a function which operates on (possibly infinite) streams of values, where at the same time a clock is represented in the stream: at each clock cycle one stream element is processed. Furthermore, both Lava and ForSyDe model state by a
delay function which intuitively holds each stream element during one clock cycle.

In C\textsc{\alpha}SH we take a different perspective. Instead of defining a domain specific embedded language, C\textsc{\alpha}SH compiles specifications written in (an extended subset of) plain Haskell itself. Furthermore, these specifications do not work explicitly on streams of signals, but rather express a \textit{structural} description of a circuit. In order to model state, C\textsc{\alpha}SH considers a circuit as a Mealy Machine, i.e., the function representing the behaviour of a circuit with state has \textit{two} argument: the (current) state \( s \) and the (tuple of) input signal(s) \( i \). The result of the function also consists of two things: the (new) state \( s' \) and the output signal(s) \( o \), i.e., the result is of the form \((s', o)\). Thus, C\textsc{\alpha}SH assumes that the type of a function \( arch \) describing a hardware architecture, i.e., the type of a circuit specification, is as follows:

\[
arch :: \text{State} \rightarrow \text{Input} \rightarrow (\text{State}, \text{Output})
\]

for appropriate types \( \text{State}, \text{Input}, \text{Output} \). Note that the function \( arch \) is a binary function which is first applied to a state \( s \) and only then to an input \( i \). Thus, an application of \( arch \) to its arguments \( s \) and \( i \) is written as

\[
arch s i
\]

and not as

\[
arch (s, i)
\]

which would be a more generally known form of an application of a binary function \( arch \). Though the second form is possible in C\textsc{\alpha}SH, the first way of writing is advantageous for e.g. partial application. We will see an example of partial application in section 1.3.3.

A second difference between the aforementioned languages and the method described in this paper is how the clock is dealt with. For C\textsc{\alpha}SH the clock is not explicitly expressed, instead it is assumed that a specification describes the functionality performed during one clock cycle.

A third simplification in comparison to other functional HDL’s is found in the way how to simulate a given specification. Since C\textsc{\alpha}SH specifications are written in Haskell itself, simulation comes more or less for free. We only need a function \( simulate \), which is the same for every architecture specification of the type of \( arch \) above. It is recursively defined as follows:

\[
simulate f s (i:is) = o : simulate f s' is
\]

\[
\text{where}
(s', o) = f s i
\]

In this definition, the argument \( f \) is the function that specifies a circuit, \( s \) is the state, and \( i : is \) is the stream of input signals, with \( i \) the first input
signal, and is the remaining stream of the input signals. In the where clause the function $f$ is applied to the state $s$ and the first input signal $i$, which results in the new state $s'$ and the output signal $o$.

Then the output stream consists of the output $o$, followed by the result of the simulate function applied to the same hardware specification $f$, the new state $s'$ and the remaining stream is of input signals. As mentioned before, this approach expresses a Mealy machine (see Figure 1.1). Note that the function simulate is a higher order function because its first argument $f$ is a function itself.

![Fig. 1.1 Mealy machine](image)

As a final feature of our approach we mention that several abstraction mechanisms are automatically available, such as choice mechanisms, higher order functions, polymorphism, lambda abstraction, and derivability of types.

On the other hand, some features of Haskell, such as dynamic data structures (lists, trees) and unlimited recursion do not have a direct counterpart in hardware. However, when at compile time the maximum size of data structures, or the maximum number of recursions is known, hardware can in principle be generated. In future, CλaSH will be extended with these possibilities.

The focus of this paper is to introduce CλaSH by discussing several examples, each illustrating some specific language constructs (section 1.3). The examples are preceded by a description of a few special types and operations that are needed for hardware descriptions (section 1.2). Because of lack of space detailed evaluations fall outside the scope of this paper.

### 1.2 Preliminary remarks

In CλaSH the following constructions that are typically needed for hardware specifications are pre-defined.

**Hardware types**

The two most elementary types are the types Bit and Bool. The first type contains the values Low and High, the second the values True and False.
For integers the constructor Signed is available to indicate the number of bits involved, as in: Signed 16, Signed 32, etc. There also is the constructor Index: the type Index 12 means that the integer values of this type fall in the range $0 \cdots 12$.

CλaSH recognizes vector types: Vector $n a$, where $n$ is an integer (typically of Index-type) and $a$ an already given type$^1$. Naturally, this type denotes a vector of $n$ elements (with indexes $0 \cdots n-1$) of type $a$. Assuming numbers of type Signed 16, the expression $V [1,2,3,4]$ is an example of a value of type Vector 4 (Signed 16).

User defined types

The designer can also define his own types, though in the present prototype of CλaSH that possibility is limited to some special cases of so-called “algebraic types”. We will discuss examples of this in Section 1.3.

Operations and functions

In CλaSH several standard Haskell functions for lists have been redefined for vectors. For example, the function init removes the last element of a vector, whereas last returns the last element of a vector.

The operation $\triangleright$ adds an element in front of a vector, and $\triangleright$ adds an element to the end of a vector. Likewise, the operations $\triangleright$, $\triangleright$ shift an element into a vector from the left, right, respectively, and move the other elements one position to the right, left, respectively. Thus, where $x \triangleright xs$ is one element longer than the original vector $xs$, $x \triangleright\triangleright xs$ has the same length as $xs$.

Higher order functions such as map, zipWith, etc, which are standard in Haskell, are redefined for vectors as well.

Compilation pipeline

The focus of this paper is on showing the usage of CλaSH in a series of examples, but a few words on the compilation pipeline according to which CλaSH proceeds are in place. During this compilation pipeline a CλaSH specification is transformed in a number of steps into synthesizable VHDL.

The first step is performed by the Haskell compiler GHC which translates the CλaSH specification into an intermediate language, called Core. This result is then transformed by applying a set of rewrite rules into a normal form, which is close to VHDL. The final step, translation of this normal

$^1$ The notation Vector $n a$ is a slightly simplified version of the notation used in CλaSH, but that does not influence the rest of this paper.
form into VHDL, is now relatively simple (for details, see [1, 4]). In fact, the rewriting process results in a Core expression that is very close to a netlist format. The reason to choose for a translation into VHDL is the availability of a well-developed toolchain for VHDL simulation and synthesis.

1.3 Examples

In section 1.3.1 we discuss a simple multiply-accumulate architecture, in section 1.3.2 some variants of a fir filter are shown, in section 1.3.3 a simple cpu, in section 1.3.4 a floating point reduction circuit.

1.3.1 Multiply-accumulate

The first example is a simple multiply-accumulate function  \( mac \) (see Figure 1.2). The input consists of a sequence of pairs of integer numbers \((x, y)\) that have to be pairwise multiplied and accumulated in the state \( s \), which in this case consists of a single integer number:

\[
mac \ acc \ (x, y) = (acc', acc') \\
\text{where} \\
acc' = acc + x \times y
\]

The following is an example of a simulation\(^2\):

\[
simulate \ mac \ 0 \ \{(1, 2), (3, 4), (5, 6)\} = \{(2,14,44)\}
\]

\(^2\) Actually, to let the simulation in Haskell end properly, the definition of \( \text{simulate} \) above has to be extended with a clause for the empty input sequence in case the total input sequence is finite.
Note that in the specification of \textit{mac} above there is some polymorphism present: it works for any type of value for which $+$ and $\ast$ exist. So, before C\La\SH can translate this definition into synthesizable VHDL, we have to fix the type of \textit{mac}. For example, we might define the type for \textit{mac} as follows:

\[ \text{mac} :: \text{Signed 16} \rightarrow (\text{Signed 16},\text{Signed 16}) \rightarrow (\text{Signed 16},\text{Signed 16}) \]

i.e., the first argument (the state) is of type \textit{Signed 16} and the second argument (the input) is a pair of type (\textit{Signed 16}, \textit{Signed 16}). The result again is a pair of type (\textit{Signed 16}, \textit{Signed 16}), of which the first is the new state, and the second one is the output. That is to say, all values are integers of 16 bits long.

Remarks

This first example requires no special definitions or functions and the correspondence between the specification of \textit{mac} and Figure 1.2 is immediate.

\subsection*{1.3.2 Variants of a fir-filter}

A finite impulse response (fir) filter calculates the dot product of two vectors, i.e., it pairwise multiplies a vector of fixed constants ($h_i$) with an equally long substream of the input ($x_t$), and then adds the results. Thus, the result $y_t$ of a fir-filter at time $t$ is defined as follows:

\[ y_t = \sum_{i=0}^{n-1} x_{t-i} \ast h_i \]  

(1.1)

There are many implementations of a fir filter, we show three of them to illustrate that their differences can be concisely expressed in the C\La\SH definitions. In the context of this paper we assume that every clock cycle a new input value arrives.

Variant 1

An Haskell definition which is equivalent with equation 1.1 is as follows ($hs$ is the vector of constants, $xs$ is the substream of inputs, $\bullet$ stands for the dot product of two vectors):

\[ xs \bullet hs = foldr (+) 0 (zipWith (*) xs hs) \]
The function \textit{zipWith} is a standard Haskell function which pairwise applies a binary operation (here: multiplication) to the elements of two vectors (here: \textit{xs} and \textit{hs}).

The functions \textit{foldl}, \textit{foldr} are standard Haskell functions which accumulates the elements in a vector by applying a binary operation to them (here: addition), starting from an initial value (here: 0). Note that \textit{foldl} accumulates from left to right, whereas \textit{foldr} accumulates from right to left, i.e., in backward order through a vector.

The functions \textit{foldl}, \textit{foldr}, \textit{zipWith} are higher order functions since they take a binary operation as their first argument.

The direct implementation \textit{fir}$_1$ is now specified in Haskell as follows (see Figure 1.3):

\[
fir_1 \ (hs, us) \ x = ( \ (hs, us'), \ y )
\]

where
\[
us' = x \triangleright us
\]
\[
y = us \bullet hs
\]

Thus, the state of the function \textit{fir}$_1$ is a pair of two vectors: the fixed values \textit{hs}, and the vector \textit{us} of stored input values that have to be kept in a sequence of registers. Note that \(u_i = x_{t-i}\) and that the vector \(hs = (h_3, h_2, h_1, h_0)\) in order to match the indexing of the \(h\)-values in definition 1.1.

\[
\text{Fig. 1.3 fir-filter, variant 1}
\]

The result of \textit{fir}$_1$ consists of two things. First, it contains the new state \(us'\) which is created from the old state \(us\) by shifting the input value \(x\) in at the left (and thus discarding the “oldest” value in \(us\)). The \(hs\)-part of the state remains unchanged. The second part of the result is the output value \(y\), i.e., the dot product of the full sequence \(us\) and \(hs\).

Clearly, the first register \(u_0\) may be left out. In that case the output would be

\[
y = (x \triangleright us) \bullet hs.
\]
Also, the explicit mentioning of the initial value 0 is somewhat redundant. By defining

$$xs \cdot hs = \text{foldr1} \ (+) \ (\text{zipWith} \ (\times) \ xs \ hs)$$

the accumulation would start by adding the last two elements and then proceeding as before.

Variant 2

An alternative definition $\text{fir}_2$ of a fir-filter is shown in Figure 1.4 and defined as follows:

$$\text{fir}_2 (hs, vs) x = ( (hs, \text{tail} \ vs'), \ \text{head} \ vs')$$

where

$$ws = \text{map} \ (h \rightarrow h \times x) \ hs$$

$$vs' = \text{zipWith} \ (+) \ (vs \triangleleft x) \ ws$$

The standard Haskell function $\text{map}$ applies a function to all elements of a vector. In this case that function is denoted by a lambda term which expresses that the argument $h$ is multiplied with $x$. Thus, by using $\text{map}$, all elements in $hs$ are multiplied with $x$. Next, the results of this are pairwise added to the values in $0 + > vs$, i.e., a zero prefixed to $vs$.

![Fig. 1.4 fir-filter, variant 2](image)

Variant 3

Finally, a third definition $\text{fir}_3$ goes as follows (see Figure 1.5):
\[ \text{fir}_3 \ (hs, us, vs) \ x = ((hs, \text{tail}us < +x, \text{init} \ vs'), \text{last} \ vs') \]

where

\[
ws = \text{zipWith} \ (\ast) \ hs \ (us < +x) \\
vs' = \text{zipWith} \ (+) \ (0 + > vs) \ ws
\]

It should be clear by now how the \text{zipWith} functions take care of the pairwise multiplication and addition. Note that with this last definition the input value \( x \) should arrive every other clock cycle, and only every other clock cycle a valid result is delivered.

![fir-filter, variant 3](image)

**Fig. 1.5** fir-filter, variant 3

Remarks

The variants of the fir-filters above exploit several standard higher order functions (\text{map}, \text{zipWith}, \text{foldl1}) which are translated by C\LaSH to synthesizable VHDL. Also \lambda-abstraction is recognized by C\LaSH, as can be seen in variant 2.

These features give a high abstraction level to the designs of the fir-filters which makes the essential differences between these variants immediately visible and analyzable, as a comparison of the above definitions shows.

Clearly, as with the multiply-accumulate example, the polymorphic character of these functions leave the concrete type of the fir-filters undecided, so in order to specify concrete hardware, one still has to decide on the types of the fir-filters. The types of \text{fir}_1, \text{fir}_2, \text{fir}_3 differ slightly, for example, the state of \text{fir}_3 is a tuple of three vectors, whereas for \text{fir}_1, \text{fir}_2 the state is a tuple of two vectors. However, the pattern of the type definitions is the same for all three variants, and coincides with the pattern of the general type of the function \text{arch} as shown in Section 1.1.

Finally, note that the above definitions hold for any number of taps in the fir-filters. This number is fully determined by the \text{Vector} type for the state parameters chosen by the designer.
1.3.3 Higher order cpu

Next, we describe a higher order cpu, containing three function units \textit{fun} 0, \textit{fun} 1, \textit{fun} 2 (see Figure 1.6) each of which can perform a binary operation. Every function unit has six data inputs (of type \textit{Signed} 16), and two address inputs (of type \textit{Index} 5) that indicate which of the six data inputs are to be used as operands for the binary operation that the function unit performs. These six data inputs consist of one external input \(x\), two fixed initialization values (0 and 1), and the previous output of each of the three function units. The output of the cpu as a whole is the previous output of \textit{fun} 2. Function units \textit{fun} 1 and \textit{fun} 2 can perform a fixed binary operation, whereas \textit{fun} 0 has an additional input for an opcode to choose a binary operation out of a few possibilities. Each function unit outputs its result into a register, i.e., the state of the cpu is a vector of three \textit{Signed} 16 values:

\[
\text{type } \text{CpuState} = \text{Vector} \, 3 \, (\text{Signed} \, 16)
\]

The type of the cpu as a whole can now be defined as (\textit{Opcode} will be defined later):

\[
\text{cpu :: CpuState}
\rightarrow (\text{Signed} \, 16, \text{Opcode}, \text{Vector} \, 3 \, (\text{Index} \, 5, \text{Index} \, 5))
\rightarrow (\text{CpuState}, \text{Signed} \, 16)
\]
Every function unit can be defined by the following higher order function, \( fu \), which takes three arguments: the operation \( op \) that the function unit should perform, the six inputs, and the address pair \((a_0, a_1)\). It selects two inputs, based on these addresses, and applies the given operation to them, returning the result (\( \text{"!"} \) is the operation for vector-indexing):

\[
fu \ op \ inputs \ (a_0, a_1) = op \ (inputs!a_0) \ (inputs!a_1)
\]

Exploiting partial application we now define (assuming that the binary functions \( \text{add} \) and \( \text{mul} \) already exist):

\[
\begin{align*}
fun 1 &= fu \ \text{add} \\
fun 2 &= fu \ \text{mul}
\end{align*}
\]

Note that the types of these functions can be derived from the type of the \( \text{cpu} \) function and their usage below, thus determining what component instantiations are needed. For example, the function \( \text{add} \) should take two \text{Signed} 16 values and also deliver a \text{Signed} 16 value.

In order to define \( fun \ 0 \), the type \text{Opcode} and the function \( \text{multiop} \) that chooses a specific operation given the opcode, are defined first. It is assumed that the binary functions \( \text{shift} \) (where \( \text{shift} \ a \ b \) shifts \( a \) by the number of bits indicated by \( b \)) and \( \text{xor} \) (for the bitwise \( \text{xor} \)) exist.

\[
\begin{align*}
\text{data} \ \text{Opcode} &= \text{Shift} \ | \ \text{Xor} \ | \ \text{Equal} \\
\text{multiop} \ \text{Shift} &= \text{shift} \\
\text{multiop} \ \text{Xor} &= \text{xor} \\
\text{multiop} \ \text{Equal} &= \ a \ b \rightarrow \text{if } a == b \text{ then } 1 \ \text{else } 0
\end{align*}
\]

Note that the result of \( \text{multiop} \) is a binary function from two \text{Signed} 16 values into one \text{Signed} 16 value (hence, the \text{if}-then-else is needed since \( a == b \) is a boolean). The type of \( \text{multiop} \) can be derived by the Haskell type system from the context.

The definition of \( fun \ 0 \), which takes an opcode as additional argument, is:

\[
fun \ 0 \ c = fu \ (\text{multiop} \ c)
\]

The complete definition of the function \( \text{cpu} \) now is (note that \( \text{addr} \) contains three address \( \text{pairs} \)): 
\[
cpu \ s \ (x, \ opc, \ addrs) = (s', \ out)
\]

where
\[
\begin{align*}
\text{inputs} & = x + > (0 + > (1 + > s)) \\
s' & = V \left[ \begin{array}{c}
\text{fun} \ 0 \ \opc \ \text{inputs} \ (addr!0) \\
\text{fun} \ 1 \ \text{inputs} \ (addr!1) \\
\text{fun} \ 2 \ \text{inputs} \ (addr!2)
\end{array} \right] \\
out & = \text{last} \ s
\end{align*}
\]

Due to space restrictions, Figure 1.6 does not show the internals of each function unit. We remark that C\(\lambda\)aSH generates e.g. \textit{multiop} as a subcomponent of \textit{fun} 0.

Remarks

In this example it is shown that also \textit{user defined} higher order functions can be compiled by C\(\lambda\)aSH, in this case the function \textit{fu}. Note that in using this function, one may also exploit \textit{partial application}, as in the definitions of \textit{fun} 0, \textit{fun} 1, \textit{fun} 2.

In this example it is also shown that the designer may define his own enumeration types. As a final feature of C\(\lambda\)aSH shown in this example we mention pattern matching: the function \textit{multiop} is defined by pattern matching on the values of the type \textit{Opcode}.

1.3.4 Floating point reduction circuit

The final example is a reduction circuit in which sequences of floating point numbers are added. Numbers come in one per clock cycle, sequence after sequence. When a sequence is finished, no further numbers belonging to that sequence will arrive.

We assume a pipelined floating point adder which we will exploit as optimally as possible, numbers belonging to different sequences may be in the pipeline at the same time. Only numbers belonging to the same sequence should be added together, so in order to keep numbers belonging to different sequences separated, they are labelled. This algorithm is introduced in [3] where it is also proven that numbers indeed may come in one per clock cycle without causing buffers to overflow.

The example shows that C\(\lambda\)aSH can deal with architectures which consist of several components, where each component has its own state and is defined as a separate function.
The input \((x, i)\) (see Figure 1.7) consists of a number and its row index. Since there will only be a limited number of rows “active” in the system, a limited number of labels is needed to distinguish different rows from each other. The discriminator component \(\text{discr}\) transforms the row index \(i\) into such a reduced label \(d\) after which the pair \((x, d)\) enters the input component \(\text{inp}\) (which has a fifo \(\iota\) as internal state). The boolean signal \(\text{new}_d\) says whether a new row starts (hence, the discriminator needs internal memory \(\delta\)), and is used by the partial result buffer \(\text{res}\) to decide whether position \(d\) may be re-used for intermediate results of this new row. Both the memory \(\varrho\) in \(\text{res}\) and the number of labels used are big enough to be sure that the row which had label \(d\) before is ready at the moment \(d\) is re-used. Finally, the pipelined floating point adder \(\text{adder}\) (with internal state \(\pi\)) takes two numbers \(a_0, a_1\) and outputs their sum several clock cycles later. Note that the pipeline \(\pi\) need not be completely full, so a value \(s\) delivered by \(\text{adder}\) may be undefined.

The central controller \(\text{contr}\) gathers the output \(s\) from \(\text{adder}\), the corresponding partial result \(r\) from \(\text{res}\) (or an undefined value in case there is no corresponding previous result for the same row), and the first two elements \(i_0, i_1\) from \(\text{inp}\) (without going into detail we remark that \(i_0\) is always valid, whereas \(i_1\) may be undefined). Based on these inputs, \(\text{contr}\) decides which values \(a_0, a_1\) will be input into \(\text{adder}\), which value \(r'\) will be given back to \(\text{res}\), and the number of values \(\text{rem}\) that will be used from \(\text{inp}\) (and thus have to be removed from \(\iota\)). This is done according to the following rules (in order of priority):

\[\text{contr}\]

---

Fig. 1.7 Reduction circuit

---
1. when \( s \) and the corresponding result \( r \) are both defined, then \( s \) and \( r \) together enter \textit{adder},
2. when \( s \) and the first element \( i_0 \) from \textit{inp} have the same label, then \( s \) and \( i_0 \) enter \textit{adder},
3. when \( i_0, i_1 \) are both defined and their labels are the same, then \( i_0 \) and \( i_1 \) enter \textit{adder},
4. when \( i_0, i_1 \) are both defined but their labels are different, then \( i_0 \) and \( 0 \) enter \textit{adder},
5. when none of the above applies, no number enters \textit{adder}.

In addition, when a number \( s \) with label \( d \) comes out of \textit{adder} but \( s \) will not re-enter \textit{adder}, \( s \) will be given to \textit{res} for later use. Remember that every clock cycle a new value \( x \) enters \textit{inp}.

In the context of this paper we will only show the definitions of the controller \textit{contr} and of the full reduction circuit \textit{reducer}. As seen above, there are \textit{valid} values, consisting of a number and a label, and there are \textit{invalid} values. We define the type \textit{RValue} for these values, containing a number of type \textit{Float} and a label of type \textit{Index} 127:

\[
data \textit{RValue} = \text{Valid Float (Index 4)} \mid \text{NotValid}
\]

Three functions are needed to deal with such values, defined as follows:

\[
\begin{align*}
\text{value} (\text{Valid } x \ d) &= x \\
\text{lbl} (\text{Valid } x \ d) &= d \\
\text{valid } a &= a/ = \text{NotValid}
\end{align*}
\]

The definition of the controller \textit{contr} can now be formulated as follows (\textit{nv} and \textit{zero} are shorthand for \textit{NotValid} and \textit{Valid} 0 0, respectively):

\[
\text{contr } \gamma (i_0, i_1, s, r) = (\gamma, (a_0, a_1, \text{rem}, r'))
\]

\[
\text{where}
\begin{align*}
(a_0, a_1, \text{rem}, r') &\mid \text{valid } s \&\& \text{valid } r &\Rightarrow (s, r, 0, \text{nv}) \\
&\mid \text{valid } s \&\& \text{lbl } s == \text{lbl } i_0 &\Rightarrow (s, i_0, 1, \text{nv}) \\
&\mid \text{valid } i_1 \&\& \text{lbl } i_0 == \text{lbl } i_1 &\Rightarrow (i_0, i_1, 2, s) \\
&\mid \text{valid } i_1 &\Rightarrow (i_0, \text{zero}, 1, s) \\
&\mid \text{otherwise} &\Rightarrow (\text{nv}, \text{nv}, 0, \text{s})
\end{align*}
\]

Note that the state parameter \( \gamma \) does not change, i.e., \( \gamma \) is empty. It is only there to match the required global structure of the definition.

The guards (indicated by “\(|\)”, meaning “under the condition that”) in this definition express the rules given above. Note that pattern matching is exploited in the \textit{where}-clause: values are given to the four elements \((a_0, a_1, \text{rem}, r')\) at the same time.

The definition of the full reduction circuit now looks as follows:
\( \text{reducer} \ (\delta, i, \pi, \varrho, \gamma) \ (x, i) = ((\delta'', i'', \pi'', \varrho'', \gamma''), \text{out}) \)

where

\[
\begin{align*}
(\delta'', (\text{new}_d, d)) &= \text{discr} \ \delta \ i \\
(i'', (i_0, i_1)) &= \text{inp} \ \iota \ (d, x, \text{rem}) \\
(\pi'', s) &= \text{adder} \ \pi \ (a_0, a_1) \\
(\varrho'', (r, \text{out})) &= \text{res} \ \varrho \ (d, \text{new}_d, s, r') \\
(\gamma'', (a_0, a_1, \text{rem}, r')) &= \text{contr} \ \gamma \ (i_0, i_1, s, r)
\end{align*}
\]

Note that loops shown in the picture correspond to loops in the code, for example, \( a_0 \) is a result of \( \text{contr} \) and an argument for \( \text{adder} \). At the same time, \( s \) is a result of \( \text{adder} \) and an argument for \( \text{contr} \). In hardware there is no problem since these values come from memory elements. Also in the Haskell simulation there is no problem because of lazy evaluation.

Remarks

This example shows that guards can be dealt with by CL\(\text{aSH} \). It also shows how to combine several components of an architecture together. However, to make the simulation run and to let GHC do its job properly, for now we have to mention the states of nested components in the signature of the combining component.

This reduction circuit was also written and hand-optimized in VHDL by the authors of [3]. Both the VHDL and the functional specification made the same global design decisions and local optimizations. Though it is difficult to compare the exact details of both specifications, the results of synthesizing both were very close: clock speed (around 170 MHz) and area (around 4500 CLB slices & LUTs) were within 10% of each other.

1.4 Conclusions and future research

At the moment CL\(\text{aSH} \) is a working prototype which is able to translate all the above examples into synthesizable VHDL. Work on several extensions is in progress, such as adding (limited) recursion, dealing with multi-clock domains, adding asynchronicity.

Also the formalism itself is topic of research, e.g., concerning formal properties of the reduction mechanism (confluence, termination), and its suitability for transformational design and for proving equivalence of specifications.

Though preliminary results are promising, further experiments have to be performed concerning a comparison with other HDL’s on topics such as designer effort, readability and conciseness of code, as well as properties of synthesized hardware such as clock speed, area, longest path, etc.
References

1. C.P.R. Baaij, C\alpha aSH – From Haskell to Hardware, Master Thesis, University of Twente, 2009.