A Technique for Accelerating Injection of Transient Faults in Complex SoCs


Rohani, Alireza and Kerkhoff, Hans G. (2011) A Technique for Accelerating Injection of Transient Faults in Complex SoCs. In: 14th Euromicro Conference on Digital System Design, DSD 2001, 31 Aug - 2 Dec 2011, Oulu, Finland (pp. pp. 213-220).

[img] PDF
Restricted to UT campus only
: Request a copy
Abstract:This paper presents a technique for reducing CPU time to perform simulation-based fault-injection experiments in complex SoCs. This technique is fully compatible with commercial HDL simulators with no requirement to develop dedicated compilers. This approach can be easily applied to complex SoC moels, as it is not required to modify the top-level modules of design, moreover, it can inject a wide range of fault models in the design and finally it can achieve a competitive reduction in terms of CPU time compared with other time-accelerated simulation-based approaches. These goals are achieved by using simulator-commands along with partial code modification techniques. The experimental results show that the proposed technique is able to reduce the CPU time by a factor ranging from 27% to 67% compared with typical simulation-based fault-injection approaches and by a factor of 10% compared with time-accelerating simulation-based techniques.
Item Type:Conference or Workshop Item
Copyright:© 2011 IEEE
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:http://purl.utwente.nl/publications/78284
Official URL:https://doi.org/10.1109/DSD.2011.31
Export this item as:BibTeX
HTML Citation
Reference Manager


Repository Staff Only: item control page

Metis ID: 278872