Gap-closing test structures for temperature budget determination

Faber, Erik J. and Wolters, Rob A.M. and Schmitz, Jurriaan (2011) Gap-closing test structures for temperature budget determination. In: 24th International Conference on Microelectronic Test Structures, ICMTS 2011, 4-7 April 2011, Amsterdam, the Netherlands.

PDF
Restricted to UT campus only: Request a copy
984Kb

Abstract:	We present the extension of a method for determining the temperature budget of the process side of silicon substrates and chips, employing silicide formation reactions. In this work, silicon-on-insulator type substrates are used instead of bulk silicon wafers. By an appropriate choice of the layer thicknesses of SOI and metal, lateral silicidation can be enforced. Using this principle, test structures with dedicated designs exhibit a much larger (thus easier to quantify) resistance change over time. Using novel test structures this approach of thermal budget determination spans a larger temperature range as compared to bulk-silicon substrates. Theory, test structure design and measurement results are presented using Pd layers on silicon-on-insulator substrates.
Item Type:	Conference or Workshop Item
Copyright:	© 2011 IEEE
Faculty:	Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:	Semiconductor Components (SC)
Link to this item:	http://purl.utwente.nl/publications/77947
Official URL:	http://dx.doi.org/10.1109/ICMTS.2011.5976840
Export this item as:	BibTeX EndNote HTML Citation Reference Manager

Show download statistics for this publication

Repository Staff Only: item control page