Time Delay Circuits: A Quality Criterion for Delay Variations versus Frequency

Garakoui, Seyed Kasra and Klumperink, Eric A.M. and Nauta, Bram and Vliet van, Frank E. (2010) Time Delay Circuits: A Quality Criterion for Delay Variations versus Frequency. In: IEEE International Symposium on Circuits and Systems, ISCAS 2010, 30 May - 2 June 2010, Paris, France.

PDF
Restricted to UT campus only: Request a copy
372Kb

Abstract:	This paper shows that the group delay of a delay circuit does not give sufficient information to predict the delay vs. frequency. A new criterion (fϕ=0) is proposed that characterizes the delay variations over a specified frequency range. The mathematical derivation of fϕ=0 for a single delay block and a cascade of delay blocks is shown. As examples the criterion is applied to the design of an RC and LC delay block. Delay predictions based on fϕ=0 are compared with simulation results, showing reasonable agreement.
Item Type:	Conference or Workshop Item
Copyright:	© 2010 IEEE
Faculty:	Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:	Integrated Circuit Design (ICD)
Link to this item:	http://purl.utwente.nl/publications/75863
Official URL:	http://dx.doi.org/10.1109/ISCAS.2010.5537554
Export this item as:	BibTeX EndNote HTML Citation Reference Manager

Repository Staff Only: item control page