Phase-locked loop including sampling phase detector and charge pump with pulse width control

Gao, Xiang and Klumperink, Eric A.M. and Nauta, Bram and Bohsali, Mounhir and Kiaei, Ali and Socci, Gerard and Djabbari, Ali (2010) Phase-locked loop including sampling phase detector and charge pump with pulse width control. Patent.

Preview

PDF
505Kb

Abstract:	Phase-locked loop (PLL) circuitry in which a sampling phase detector samples the output signal in accordance with the reference signal and a frequency detector detects the output signal frequency in accordance with the reference signal.
Item Type:	Patent
Faculty:	Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:	Integrated Circuit Design (ICD)
Link to this item:	http://purl.utwente.nl/publications/75786
Official URL:	http://v3.espacenet.com/publicationDetails/biblio?CC=US&NR=7737743B1&KC=B1&FT=D&date=20100615&DB=EPODOC&locale=en_EP
Export this item as:	BibTeX EndNote HTML Citation Reference Manager

Show download statistics for this publication

Repository Staff Only: item control page