Design of an Infrastructural IP Dependability Manager for a Dependable Reconfigurable Many-Core Processor

Kerkhoff, Hans G. and Zhang, Xiao (2010) Design of an Infrastructural IP Dependability Manager for a Dependable Reconfigurable Many-Core Processor. In: Fifth IEEE International Symposium on Electronic Design, Test & Applications, DELTA 2010, 13-15 January 2010, Ho Chi Minh City, Vietnam.

PDF
1030Kb

Abstract:	Reconfigurable many-core processors have many advantages over conventionally designed devices, such as low power consumption and very high flexibility. For an increasing number of safety-critical applications, these processors must have an ultra high dependability. This paper discusses the design and verification of an infrastructural IP, the Dependability Manager, which takes care of most essential dependability issues. Several additional innovative approaches with regard to dependability have been incorporated, like the NoC, wrapper and Network Interface design. The Dependability Manager design has been verified on an FPGA and is being processed in UMC CMOS technology as part of a many-core processor.
Item Type:	Conference or Workshop Item
Copyright:	© 2010 IEEE
Faculty:	Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:	Computer Architecture for Embedded Systems (CAES)
Link to this item:	http://purl.utwente.nl/publications/75307
Official URL:	http://dx.doi.org/10.1109/DELTA.2010.57
Export this item as:	BibTeX EndNote HTML Citation Reference Manager

Show download statistics for this publication

Repository Staff Only: item control page

Metis ID: 276006