Analog and mixed signal test techniques for SoCs

Share/Save/Bookmark

Kerkhoff, Hans G. and Kaminska, Bozena (2003) Analog and mixed signal test techniques for SoCs. Microelectronics Journal, 34 (10). pp. 887-888. ISSN 0026-2692

[img] PDF
Restricted to UT campus only
: Request a copy
48kB
Abstract:Submicron technologies, enabling the implementation of SoC's, are gaining acceptance and this represents a major step forward in design and test complexity. As a result, new tools and development flows are needed that will be able to handle the greater design and test challenges of increasingly smaller geometries. Besides digital, processor and memory cores, SoC's in addition incorporate analog, mixed signal (like data converters) and even MEMS cores.

In the case of analog and mixed signal cores, determining the coverage of tests in terms of potential defects by fault simulation is still a very time-consuming process. A fault simulator remains an essential tool in accomplishing optimal test-signal generation.

Functional test generation is still a manual job, but structural test generation can be automated and research is continuing in both areas. The nature of the resulting test signals is quite an issue because of the excessively expensive mixed signal Automatic Test Equipment (ATE) and possible on-chip generation.
Item Type:Article
Copyright:© 2003 Elsevier
Faculty:
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:http://purl.utwente.nl/publications/74948
Official URL:http://dx.doi.org/10.1016/S0026-2692(03)00234-9
Export this item as:BibTeX
EndNote
HTML Citation
Reference Manager

 

Repository Staff Only: item control page

Metis ID: 215129