Computer-aided test flow in core-based design

Zivkovic, V.A. and Tangelder, R.J.W.T. and Kerkhoff, H.G. (2000) Computer-aided test flow in core-based design. Microelectronics Journal, 31 (11-12). pp. 999-1008. ISSN 0026-2692

PDF
Restricted to UT campus only: Request a copy
264Kb

Abstract:	This paper copes with the efficient test-pattern generation in a core-based design. A consistent Computer-Aided Test (CAT) flow is proposed based on the required core-test strategy. It generates a test-pattern set for the embedded cores with high fault coverage and low DfT area overhead. The CAT flow is applied within Philips Core Test Pilot IC project. In addition, it will be shown how the proposed CAT flow can be further modified and used to decrease the number of test patterns within a VLIW TTA processor core. Besides reducing the number of test cycles, it also maintains a high fault coverage and keeps the DfT area low.
Item Type:	Article
Copyright:	© 2000 Elsevier
Faculty:	Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:	Computer Architecture for Embedded Systems (CAES)
Link to this item:	http://purl.utwente.nl/publications/74362
Official URL:	http://dx.doi.org/10.1016/S0026-2692(00)00089-6
Export this item as:	BibTeX EndNote HTML Citation Reference Manager

Repository Staff Only: item control page

Metis ID: 111665