A 10-bit Charge-Redistribution ADC Consuming 1.9 μW at 1 MS/s

Share/Save/Bookmark

Elzakker, Michiel van and Tuijl, Ed van and Geraedts, Paul and Schinkel, Daniël and Klumperink, Eric A.M. and Nauta, Bram (2010) A 10-bit Charge-Redistribution ADC Consuming 1.9 μW at 1 MS/s. IEEE Journal of Solid-State Circuits, 45 (5). pp. 1007-1015. ISSN 0018-9200

open access
[img]
Preview
PDF
1MB
Abstract:This paper presents a 10 bit successive approximation ADC in 65 nm CMOS that benefits from technology scaling. It meets extremely low power requirements by using a charge-redistribution DAC that uses step-wise charging, a dynamic two-stage comparator and a delay-line-based controller. The ADC requires no external reference current and uses only one external supply voltage of 1.0 V to 1.3 V. Its supply current is proportional to the sample rate (only dynamic power consumption). The ADC uses a chip area of approximately 115--225 μm2. At a sample rate of 1 MS/s and a supply voltage of 1.0 V, the 10 bit ADC consumes 1.9 μW and achieves an energy efficiency of 4.4 fJ/conversion-step.
Item Type:Article
Copyright:© 2010 IEEE
Faculty:
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:http://purl.utwente.nl/publications/73653
Official URL:http://dx.doi.org/10.1109/JSSC.2010.2043893
Export this item as:BibTeX
EndNote
HTML Citation
Reference Manager

 

Repository Staff Only: item control page