Influence of passivation process on chip performance


Share/Save/Bookmark

Lu, Jiwu and Kovalgin, Alexey Y. and Schmitz, Jurriaan (2009) Influence of passivation process on chip performance. In: 12th Annual Workshop on Semiconductor Advances for Future Electronics and Sensors, SAFE, 26-27 November 2009, Veldhoven, The Netherlands (pp. pp. 542-544).

[img] PDF
Restricted to UT campus only
: Request a copy
409kB
Abstract:In this work, we have studied the performance of CMOS chips before and after a low temperature post-processing step. In order to prevent damage to the IC chips by the post-processing steps, a first passivation layers is needed on top of the IC chips. Two different passivation layer deposition technologies have been evaluated: magnetron-sputtered Ti/W and PECVD SiOx/SiNx layer stack. After the passivation, the IC chip underwent thermal annealing for 30 minutes at 400oC in N2 atmosphere. In the final step, the passivation layer has been removed by wet-etching, to enable measuring the chip after post-processing.
Electrical measurements of the chip performance were carried out before and after post-processing, to evaluate the influence of the passivation step. We observed a small threshold voltage shift due to plasma processing, but the value are close to statistical variation. Therefore the passivation layer stack deposition can hardly influence the performance of the CMOS chip. This offers a possibility of further post-processing of such IC chips.
Item Type:Conference or Workshop Item
Faculty:
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:http://purl.utwente.nl/publications/69053
Export this item as:BibTeX
EndNote
HTML Citation
Reference Manager

 

Repository Staff Only: item control page