Back to University of Twente portal
Phase-Locked-Loop With Reduced Clock Jitter
Nauta, Bram and Beek van de, Remco C.H and Vaucher, Cicero S. (2003) Phase-Locked-Loop With Reduced Clock Jitter. Patent.
![[img]](http://doc.utwente.nl/style/images/fileicons/application_pdf.png)
| PDF 585Kb |
| Abstract: | The present invention relates to a phase-locked-loop (PLL) circuit and a method for controlling such a PLL circuit, wherein the frequency of an input reference signal and the frequency of a feedback signal derived from an output oscillation signal are divided by a predetermined rate to thereby reduce the frequency at a phase detection means (1) of the PLL circuit. The dividing step is inhibited in response to a detection of a phase-locked-state of the PLL circuit. Thus, after phase-lock has been achieved, extra reference dividers (6) added to decrease the comparison frequency are removed from the loop to thereby enable increase in the loop bandwidths and decrease in the dividing ratio within the loop. |
| Item Type: | Patent |
| Faculty: | Electrical Engineering, Mathematics and Computer Science (EEMCS) |
| Research Group: | |
| Link to this item: | http://purl.utwente.nl/publications/68233 |
| Official URL: | http://v3.espacenet.com/textdoc?IDX=WO03065586 |
| Export this item as: | BibTeX EndNote HTML Citation Reference Manager |
Show download statistics for this publication
Show download statistics for this publicationRepository Staff Only: item control page
Metis ID: 214211