Fast thermal cycling stress and degredation in multilayer interconnects


Nguyen, H.V. and Salm, C. and Vroemen, J. and Voets, J. and Krabbenborg, B. and Bisschop, J. and Mouthaan, A.J. and Kuper, F.G. (2001) Fast thermal cycling stress and degredation in multilayer interconnects. In: 4th Annual Workshop on Semiconductors Advances for Future Electronics, SAFE, 28-30 Nov 2001, Veldhoven, The Netherlands (pp. pp. 136-140).

[img] PDF
Restricted to UT campus only
: Request a copy
Abstract:The thermal cycling stress method is popularly used to study the thermal mechanical effect on metallization films in VLSI applications, specially in interconnect systems of power IC. The fast thermal cycling stress method reported in this paper has several advantages compared with using a conventional oven for thermal stress. A special test chip is designed to demonstrate the application of this method. A diode in the test chip plays a part as temperature sensor. The diode thermal coefficient is determined to be 1.8mV/OC. The first experiment of temperature cycling stress is done with temperature ranging to be from 46 to 286oC (T of 240oC).
The failure analysis is done by SEM equipment with Backscatter Electron (BSE) detector. The results show the mechanism observed that the failure mechanism is quite similar with temperature cycling stress using a conventional oven.
Item Type:Conference or Workshop Item
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:
Export this item as:BibTeX
HTML Citation
Reference Manager


Repository Staff Only: item control page