A $(128f_s)$ multi-bit ΣΔ CMOS audio DAC with real-time DEM and 115dB SFDR


Share/Save/Bookmark

Tuijl van, Ed and Homberg van den, John and Reefman, Derk and Bastiaansen, Corné and Dussen van der, Leon (2004) A $(128f_s)$ multi-bit ΣΔ CMOS audio DAC with real-time DEM and 115dB SFDR. In: IEEE International Solid-State Circuits Conference, ISSCC 2004, 15-19 February 2004, San Francisco, CA, USA.

[img]PDF
Restricted to UT campus only
: Request a copy
305Kb
Abstract:A continuous-time 5b ΣΔ audio DAC operates at 5.65MS/s $(128f_s)$. SFDR of -115dB and noise of -119dB (unweighted) are achieved by realtime DEM that cancels mismatch completely in each sample. Chip area is $2mm^2$ in a 0.18μm, thick oxide 3.3V CMOS process. Total power consumption is 150mW.
Item Type:Conference or Workshop Item
Copyright:© 2004 IEEE
Faculty:
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:http://purl.utwente.nl/publications/67677
Official URL:http://dx.doi.org/10.1109/ISSCC.2004.1332747
Export this item as:BibTeX
EndNote
HTML Citation
Reference Manager

 

Repository Staff Only: item control page

Metis ID: 222130