How to deal with substrate bounce in analog circuits in epi-type CMOS technology


Share/Save/Bookmark

Nauta, Bram and Hoogzaad, Gian (2003) How to deal with substrate bounce in analog circuits in epi-type CMOS technology. In: Substrate Noise Coupling in Mixed Signal ASICs. Kluwer Academic Publishers, pp. 257-270. ISBN 9781402073816

[img]PDF
Restricted to UT campus only

672Kb
Abstract:Substrate noise is one of the key problems in mixed analog/digital ICs. Although measures are known to reduce substrate noise, the noise will never be completely eliminated since this requires larger chip area or exotic packages and thus higher cost. Analog circuits on digital ICs simply have to be resistant to substrate noise. A general strategy is given which can be summarized as: the supply of the analog circuits must be referred to the substrate and the analog signals must be referred to a clean analog ground. Furthermore several design constraints are given to minimize the effect of substrate noise on analog. Two bandgap circuits are discussed and it is shown that apparently minor design issues, such as the connection of an n-well of a PMOS differential pair, can have large impact on the substrate sensitivity of this circuit. This has been verified by measurements.
Item Type:Book Section
Copyright:© 2003 Springer
Faculty:
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:http://purl.utwente.nl/publications/67647
Official URL:http://dx.doi.org/10.1007/0-306-48170-7_12
Export this item as:BibTeX
EndNote
HTML Citation
Reference Manager

 

Repository Staff Only: item control page

Metis ID: 212939