Sub-10 nm silicon ridge nanofabrication by advanced edge lithography for NIL applications

Share/Save/Bookmark

Zhao, Yiping and Berenschot, Erwin and Jansen, Henri and Tas, Niels and Huskens, Jurriaan and Elwenspoek, Miko (2008) Sub-10 nm silicon ridge nanofabrication by advanced edge lithography for NIL applications. Microelectronic Engineering, 86 (4-6). pp. 832-835. ISSN 0167-9317

[img] PDF
Restricted to UT campus only
: Request a copy
338kB
Abstract:A new nanofabrication scheme is presented to form stamps useful in thermal nanoimprint lithography (T-NIL). The stamp is created in <1 1 0> single crystalline silicon using a full-wet etching procedure including local oxidation of silicon (LOCOS) and employing an adapted edge lithography technique on top of conventional photolithography. Ridges down to 10 nm in width have been produced. The silicon ridges have no inbuilt stress and are therefore less fragile than previously fabricated oxide ridges. The ridge sample is used as a template in T-NIL and a full 100 mm wafer size imprint has been successfully carried out in both polymethylmethacrylate (PMMA) and mr-I 7020E polymer. Moreover, the imprinted pattern in PMMA is subsequently transferred into a device wafer.
Item Type:Article
Copyright:© 2008 Elsevier
Faculty:
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Science and Technology (TNW)
Research Group:
Link to this item:http://purl.utwente.nl/publications/67588
Official URL:http://dx.doi.org/10.1016/j.mee.2008.11.067
Export this item as:BibTeX
EndNote
HTML Citation
Reference Manager

 

Repository Staff Only: item control page

Metis ID: 259853