Applying Dataflow Analysis to Dimension Buffers for Guaranteed Performance in Networks on Chip


Share/Save/Bookmark

Hansson, Andreas and Wiggers, Maarten and Moonen, Arno and Goossens, Kees and Bekooij, Marco (2008) Applying Dataflow Analysis to Dimension Buffers for Guaranteed Performance in Networks on Chip. In: Second ACM/IEEE International Symposium on Networks-on-Chip, NOCS, 7-10 April 2008, Newcastle upon Tyne (pp. pp. 211-212).

open access
[img]
Preview
PDF
202kB
Abstract:A Network on Chip (NoC) with end-to-end flow control is modelled by a cyclo-static dataflow graph. Using the proposed model together with state-of-the-art dataflow analysis algorithms, we size the buffers in the network interfaces. We show, for a range of NoC designs, that buffer sizes are determined with a run time comparable to existing analytical methods, and results comparable to exhaustive simulation.
Item Type:Conference or Workshop Item
Copyright:© 2008 ACM
Faculty:
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Link to this item:http://purl.utwente.nl/publications/64781
Official URL:http://dx.doi.org/10.1109/NOCS.2008.4492742
Export this item as:BibTeX
EndNote
HTML Citation
Reference Manager

 

Repository Staff Only: item control page

Metis ID: 250991