Testing of a highly reconfigurable processor core for dependable data streaming applications


Share/Save/Bookmark

Kerkhoff, H.G. and Huijts, J.J.M. (2008) Testing of a highly reconfigurable processor core for dependable data streaming applications. In: Proceedings Fouth IEEE International Symposium on Electronic Design, Test and Applications DELTA 2008, 23-25 January 2008, Hong Kong, SAR, China (pp. pp. 38-44).

open access
[img]
Preview
PDF
602kB
Abstract:The advances of CMOS technology towards 45 nm,the high costs of ASIC design, power limitations and fast changing application requirements have stimulated the usage of highly reconfigurable multiprocessor-cores SoCs. These processing cores within the SoC can be subsequently connected with each other by a communication-centric NoC, thereby reducing data-traffic problems. The (repetitive) multi-processorcores feature inside these SoCs, the programmable routing via NoC, as well as the repetitive hardware in the cores themselves provides new opportunities for efficient testing at different hierarchical levels. These opportunities, and the inserted DfT, test vectors and coverage can be subsequently applied for enhancing the dependability of SoCs as well as these cores via self-repair. As examples of new opportunities we introduce the feedback loop and KGC concept for enhancing diagnosis and reducing external communication respectively. The self-repair can be done either by rerouting of unused resources or software remapping of correct resources to an application.
Item Type:Conference or Workshop Item
Faculty:
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:http://purl.utwente.nl/publications/64752
Official URL:http://dx.doi.org/10.1109/DELTA.2008.34
Export this item as:BibTeX
EndNote
HTML Citation
Reference Manager

 

Repository Staff Only: item control page

Metis ID: 255943