A system-level design method for cognitive radio on a reconfigurable multi-processor architecture


Share/Save/Bookmark

Zhang, Qiwei and Kokkeler, A.B.J. and Smit, G.J.M. (2007) A system-level design method for cognitive radio on a reconfigurable multi-processor architecture. In: IEEE International Symposium on System-on-Chip 2007, 19-21 Nov 2007, Tampere, Finland (pp. pp. 3-6).

open access
[img]
Preview
PDF
186kB
Abstract:The future trend of software defined radio (SDR) platforms moves toward reconfigurable Multiprocessor System-on−Chips (MPSoCs). However, there is a gap between the modelling of the dynamic radio applications and the optimized implementation of the application on reconfigurable multiprocessor architectures. We aim to close this gap by applying a system level design method for the modelling and implementation of the dynamic applications on an MPSoC. The state−of−the−art radio technology based on SDR, Cognitive Radio, is considered as a design case to demonstrate the effectiveness of this method.
Item Type:Conference or Workshop Item
Additional information:IEEE Catalog Number: 07EX1846C
Faculty:
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:http://purl.utwente.nl/publications/64465
Official URL:http://dx.doi.org/10.1109/ISSOC.2007.4427419
Export this item as:BibTeX
EndNote
HTML Citation
Reference Manager

 

Repository Staff Only: item control page

Metis ID: 245780