Classifying Assumptions Made During Requirements Verification of Embedded Systems


Share/Save/Bookmark

Marincic, Jelena and Mader, Angelika and Wieringa, Roel (2008) Classifying Assumptions Made During Requirements Verification of Embedded Systems. In: 14th International Working Conference on Requirements Engineering: Foundation for Software Quality, REFSQ 2008, 16-17 June 2008, Montpellier, France.

[img]PDF
Restricted to UT campus only
: Request a copy
166Kb
Abstract:We are investigating ways to improve the process of modelling of embedded systems for formal verification. In the modelling process, we make a mathematical model of the system software and its environment (the plant), and we prove that the requirement holds for the model. But we also want to have an argument that increases our confidence that the model represents the system correctly (with respect to the requirement). Therefore, we document some of the modelling decisions in form of a list of the system assumptions made while modelling. Identifying the assumptions and deciding which ones are relevant is a difficult task and it cannot be formalized. To support this process, we give a classification of assumptions. We show our approach on an example.
Item Type:Conference or Workshop Item
Copyright:© 2008 Springer
Faculty:
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:http://purl.utwente.nl/publications/62311
Official URL:http://dx.doi.org/10.1007/978-3-540-69062-7_14
Export this item as:BibTeX
EndNote
HTML Citation
Reference Manager

 

Repository Staff Only: item control page

Metis ID: 250984