Faster SPDL Model Checking Through Property-Driven State Space Generation


Share/Save/Bookmark

Kuntz, Matthias and Haverkort, Boudewijn R. (2007) Faster SPDL Model Checking Through Property-Driven State Space Generation. In: Fourth European Performance Engineering Workshop, EPEW 2007, 27-28 September 2007, Berlin, Germany (pp. pp. 80-96).

[img] PDF
Restricted to UT campus only
: Request a copy
221kB
Abstract:In this paper we describe how both, memory and time requirements for stochastic model checking of SPDL (stochastic propositional dynamic logic) formulae can significantly be reduced. SPDL is the stochastic extension of the multi-modal program logic PDL. SPDL provides means to specify path-based properties with or without timing restrictions. Paths can be characterised by so-called programs, essentially regular expressions, where the executability can be made dependent on the validity of test formulae. For model-checking SPDL path formulae it is necessary to build a product transition system (PTS) between the system model and the program automaton belonging to the path formula that is to be verified.
In many cases, this PTS can be drastically reduced during the model checking procedure, as the program restricts the number of potentially satisfying paths.
Therefore, we propose an approach that directly generates the reduced PTS from a given SPA specification and an SPDL path formula. The feasibility of this approach is shown through a selection of case studies, which show enormous state space reductions, at no increase in generation time.
Item Type:Conference or Workshop Item
Copyright:© 2007 Springer
Faculty:
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:http://purl.utwente.nl/publications/61897
Official URL:http://dx.doi.org/10.1007/978-3-540-75211-0_7
Export this item as:BibTeX
EndNote
HTML Citation
Reference Manager

 

Repository Staff Only: item control page

Metis ID: 241870