Full chip model of CMOS Integrated Circuits under Charged Device Model stress


Share/Save/Bookmark

Sowariraj, M.S.B. and Salm, Cora and Smedes, Theo and Mouthaan, A.J. Ton and Kuper, Fred G. (2004) Full chip model of CMOS Integrated Circuits under Charged Device Model stress. In: SAFE 2004, 7th Annual Workshop on Semiconductor Advances for Future Electronics, 25-26 Nov 2004, Veldhoven, the Netherlands.

[img]
Preview
PDF
316Kb
Abstract:An ESD event which occurs when a charged IC touches a grounded surface is known as CDM type of ESD. The resulting static charge flow from CDM discharge causes large voltage overshoots across the IC causing gate-oxide damage. Measurements of exact internal voltage drops across the gate-oxide during CDM stress, is not possible because of the parasitic influence of the measurement set-up on the discharge path. This paper presents an efficient method of studying the voltage transients across the internal nodes of the IC during CDM stress, based circuit simulation. It presents a basic understanding of the charge flow during a CDM event, based on which an equivalent circuit model of the entire IC under CDM stress is developed. The correctness of the model is verified with the measurement data obtained for input protection structures in the 0.18μm CMOS technology node.
Item Type:Conference or Workshop Item
Copyright:© STW, Technology Foundation 2004
Faculty:
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:http://purl.utwente.nl/publications/59564
Export this item as:BibTeX
EndNote
HTML Citation
Reference Manager

 

Repository Staff Only: item control page