Achieving Wideband sub-1dB Noise Figure and High Gain with MOSFETs if Input Power Matching is not Required

Eric A.M. Klumperink\textsuperscript{1}, Qiaohui Zhang\textsuperscript{1}, Gerard J. M. Wienk\textsuperscript{1}, Roel Witvers\textsuperscript{2}, Jan Geralt Bij de Vaate\textsuperscript{2}, Bert Woestenburg\textsuperscript{2}, Bram Nauta\textsuperscript{1}

\textsuperscript{1}University of Twente, CTIT Research Institute, IC-Design Laboratory, Enschede, The Netherlands
\textsuperscript{2}Netherlands Foundation for Research in Astronomy (ASTRON), Dwingeloo, The Netherlands

Abstract — A 0.18 μm CMOS Low Noise Amplifier (LNA) achieves sub-1dB Noise Figure over more than an octave of bandwidth without external noise matching components. It is designed for a future radio telescope, requiring millions of cheap LNAs mounted directly on phased array antenna elements. The short distance between antenna and LNA and low frequency below 2GHz allows for using an LNA with reflective input impedance, increasing the gain with 6dB. Without any matching network, very low noise figure is achieved over a wide bandwidth. At 90mW power, sub-1dB Noise is achieved for 50Ω source impedance over a 0.8-1.8GHz band without external coils, and S21>20dB, OIP2>25dBm and OIP3>15dBm. Preliminary results with 150Ω source impedance show noise temperatures as low as 25 K around 900 MHz.

Index Terms — Low Noise Amplifier, CMOS, Wideband Amplifier, Phased Array, radio receiver, radio astronomy.

I. INTRODUCTION

Deep submicron MOSFETs can achieve a minimum noise figure $\text{NF}_{\text{min}}$ well below 0.5dB for low GHz frequencies [1], equivalent to a noise temperature below 35K. Thus MOSFETs are becoming a viable alternative for ultra low-noise applications and are even considered for future radio astronomy applications, traditionally the domain for cryogenic cooled LNAs. This paper reports simulated and measured results of a CMOS LNA designed to push the limits, aiming at the lowest possible noise over more than an octave bandwidth for a 100mW power budget. The LNA is designed for a "Square Kilometer Array" (SKA), a phased array antenna system with millions of antenna elements to achieve 100 times more sensitivity than the best telescope today. To achieve this sensitivity, high gain amplifiers with very low noise are attached directly to antenna elements, which means that millions of LNAs are needed. To realize such a system at reasonable costs, the use of low-cost mainstream technology is planned with antennas realized as printed circuits and CMOS LNAs mounted on them, preferably without any further external components. These boundary conditions make this paper also relevant for other low-cost wideband phased array applications.

In this paper we focus on a SKA-LNA for the 0.6-1.6GHz band. To achieve the desired sensitivity, the LNAs should have a $\text{NF}<0.6\text{dB}$ in combination with a gain of at least 20dB to suppress the noise contributions of later stages sufficiently. Given the relatively low frequency, the LNA will be close enough to the antenna to neglect standing wave phenomena. Thus there seems to be no strict reason to require input impedance matching of the LNA to the antenna impedance, and a high ohmic highly reflective input impedance could be acceptable. However, output impedance matching is needed, as the LNA needs to drive a long 50Ω transmission line to a beam former, which will phase shift and combine multiple antenna signals of the phased array. In the wide 600-1600MHz band several strong interferers can occur, so both good 2nd and 3rd order linearity is desired.

This paper will discuss the design and experimental verification of a CMOS LNA aiming at wideband ultra low noise. Section II discusses LNA design considerations, motivating the choice for a reflective input impedance and high antenna impedance. Section III presents a 0.18μm CMOS circuit design. Experimental results are reported in section IV, while conclusions are drawn in section V.
II. LNA DESIGN CONSIDERATIONS

Assuming the LNA is mounted close enough to the antenna elements and we don't require input impedance matching, we can exploit a common-source MOSFET with large transconductance and high drain impedance $Z_D$ (see figure 1) to simultaneously obtain very large gain and very low noise.

Assuming $\omega << 1/\left(R_C m\right)$, the full source voltage $v_s$ will be available at the gate, instead of $v_s/2$ in case of impedance matching. This renders 6dB more gain, reducing the noise contribution of later stages. Moreover, the usual trade-off between impedance matching and noise matching is avoided, allowing to push the noise figure to very low values. Technology extrapolations predict a minimum $\text{NF}_{\text{min}}$ decreasing with Moore’s law [1]: at 2GHz and a current density of 100$\mu$A/$\mu$m gate-width, $\text{NF}_{\text{min}}$ drops from roughly 0.4dB for a 0.25$\mu$m technology to 0.1dB for a 50nm technology. However, note that this minimum is only achieved at an optimum source impedance with a large resistive and inductive component.

Another problem associated with inductive noise matching networks is the need for large inductors, to realize the optimum source impedance for a very wide high transconductance MOSFET. To be effective at 600MHz, inductors in the order of 10nH or more are needed. As 1$\Omega$ series resistance already renders 0.09dB NF contribution for 50$\Omega$, inductor Q-values of about 100 are needed, far from feasible on a CMOS chip. However, one option is still left: according to the noise factor equation in figure 2, raising the source resistance can be quite effective. Experiments with several antenna designs show that a real impedance level in the order of 150 $\Omega$ is feasible, and we optimized our LNA for that antenna impedance. The transistor width and bias was optimized at various frequencies using a power constraint noise optimization similar to [2]. Figure 2 shows a typical result for a 0.18$\mu$m MOSFET and indicates the dominant terms. A rather flat optimum width of about 400 $\mu$m was found. To push the noise limit, a bias of 60mW at 1.8V was chosen (~75$\mu$A/$\mu$m, close to the optimum predicted by [1]).

III. CMOS LNA DESIGN

In order to minimize noise and obtain more than 20dB gain, cascoding and a combination of a drain resistor and inductance is used. The drain inductor results in a strong increase of the gain with frequency, which degrades linearity and is problematic in the further signal processing. To equalize the gain somewhat, inductive degeneration was used in the second stage (see figure 3).

For a real source impedance of 50 $\Omega$, typical NF50 values are not much lower than 1dB for a 0.18$\mu$m CMOS and 0.5dB for a 50nm technology [1]. Thus even 50nm technology seems not good enough to achieve <0.6dB noise figure, as 0.1-0.2dB noise budget is needed for other sources of noise, like the noise contribution of the load impedance, the 50-$\Omega$ driver stage and unavoidable losses in the connections. Unfortunately, the use of a simple gate series-inductor is not of great help. Citing [2] $B_{\text{sp}}=\omega C_{gs}$: "We see that the optimum source susceptance is essentially inductive in character, except that it has the wrong frequency behavior. Hence, achieving a broadband noise match is fundamentally difficult." Indeed, all fully integrated CMOS LNAs with sub-1dB NF that we found in literature achieve low noise in a bandwidth which is only a small fraction of the center frequency.

Another problem associated with inductive noise matching networks is the need for large inductors, to realize the optimum source impedance for a very wide high transconductance MOSFET. To be effective at 600MHz, inductors in the order of 10nH or more are needed. As 1$\Omega$ series resistance already renders 0.09dB NF contribution for 50$\Omega$, inductor Q-values of about 100 are needed, far from feasible on a CMOS chip. However, one option is still left: according to the noise factor equation in figure 2, raising the source resistance can be quite effective. Experiments with several antenna designs show that a real impedance level in the order of 150 $\Omega$ is feasible, and we optimized our LNA for that antenna impedance. The transistor width and bias was optimized at various frequencies using a power constraint noise optimization similar to [2]. Figure 2 shows a typical result for a 0.18$\mu$m MOSFET and indicates the dominant terms. A rather flat optimum width of about 400$\mu$m was found. To push the noise limit, a bias of 60mW at 1.8V was chosen (~75$\mu$A/$\mu$m, close to the optimum predicted by [1]).

For a real source impedance of 50 $\Omega$, typical NF50 values are not much lower than 1dB for a 0.18$\mu$m CMOS and 0.5dB for a 50nm technology [1]. Thus even 50nm technology seems not good enough to achieve <0.6dB noise figure, as 0.1-0.2dB noise budget is needed for other sources of noise, like the noise contribution of the load impedance, the 50-$\Omega$ driver stage and unavoidable losses in the connections. Unfortunately, the use of a simple gate series-inductor is not of great help. Citing [2] $B_{\text{sp}}=\omega C_{gs}$: "We see that the optimum source susceptance is essentially inductive in character, except that it has the wrong frequency behavior. Hence, achieving a broadband noise match is fundamentally difficult." Indeed, all fully integrated CMOS LNAs with sub-1dB NF that we found in literature achieve low noise in a bandwidth which is only a small fraction of the center frequency.
600MHz to above 2GHz. Note that this includes noise of the RC-bias circuit. Almost all LNA noise originates from M1 (e.g. >93% for 0.8dB@1.5GHz). The gain equalization reduces the gain variation over the 0.6-1.6GHz band to <3dB (150 Ω) and <7dB (50Ω).

There are some deviations w.r.t. simulation, rendering somewhat more peaking in the gain and worse S22 due to a (too) high RD2 value. The noise figure was measured in many ways with several double-checks, both on-wafer and on a board with the option to add external inductors. The best reproducible results were obtained in a Faraday Room for board measurements using an Agilent N8973A with an Agilent 346A noise source. Figure 7 shows that measurement results without external inductor resemble simulations (figure 4), except for a deviation at high frequencies which is most probably caused by the bond-wire inductance. To verify the measurement setup and the theoretical expectations, measurements with high-Q external series inductors were also done (4nH and 10nH). As expected, increasing the gate inductance helps to decrease the minimum noise figure (from 0.8dB to 0.6 dB), but also limits the low-noise bandwidth. The best bandwidth is achieved without external inductors, with more then 1GHz sub-1dB noise figure bandwidth. Table I compares both simulations and measurements to other designs, showing the competitiveness of this design in low-noise bandwidth.

Noise measurements for variable source impedance are currently ongoing, where we use a 50Ω, 100Ω and 150Ω resistor which is cooled down with liquid Nitrogen to 77K to realize a "cold" measurement, while doing a "hot" measurement at room temperature. Measurements for this method agree well with the 50Ω results in figure 7. For 100Ω and 150Ω source impedance, we measure lower noise figure, as expected. At 900MHz and 150Ω source impedance we reproducibly measure a noise temperature as low as 25K (0.35dB). However, above 1GHz the noise figure rises sharply. We currently try to resolve whether this is caused by non modeled parasitic components in the IC, or by the measurement setup (the current setup still requires an...
electrically long transmission line to connect to the 150Ω resistance in the dewar with liquid nitrogen, and we also use a 92Ω semi-rigid coaxial line for reasons of practical availability).

V. CONCLUSIONS

In this paper we report work that tries to push the noise figure and gain of a wideband 500MHz-1.6GHz CMOS LNA, assuming we don't need input impedance matching because the LNA is mounted an antenna with very short connection lines. We motivated why a Common Source MOSFET without any noise matching network is suitable to achieve wideband low noise without any external high-Q components, while a high antenna impedance is favorable to reduce the noise figure. Measurements show that even in a 0.18μm CMOS technology sub-1dB noise figure and more than 23dB gain can be achieved over more than an octave in bandwidth (0.8-1.8GHz) at 90mW power consumption. For 150Ω source impedance, a narrowband noise figure of 0.35dB has been measured at 900MHz, but further wideband noise characterization is needed.

Acknowledgement - The authors like to thank Henk de Vries for his support during the tedious noise measurements.

REFERENCES

[8] P. Leroux et al, "A 0.8-dB NF ESD-Protected 9-mW CMOS LNA operating at 1.23 GHz [for GPS receiver]," JSSC, pp. 760-765, 2002.

TABLE I

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Gain [dB]</td>
<td>&gt;26</td>
<td>&gt;21</td>
<td>&gt;18</td>
<td>&gt;23</td>
<td>14</td>
<td>25</td>
<td>14</td>
<td>20</td>
</tr>
<tr>
<td>lowest NF [dB]</td>
<td>0.35 meas</td>
<td>0.45</td>
<td>0.45</td>
<td>0.8</td>
<td>1.8</td>
<td>1.9</td>
<td>0.85</td>
<td>0.8</td>
</tr>
<tr>
<td>low noise band [GHz] for NF:</td>
<td>0.3...1.4</td>
<td>0.6...1.6</td>
<td>0.7...1.5</td>
<td>0.8...1.8</td>
<td>0.2...1.1</td>
<td>1.0...4.5</td>
<td>0.85...0.95</td>
<td>1.1...1.3</td>
</tr>
<tr>
<td>OIP2 [dBm]</td>
<td>28</td>
<td>?</td>
<td>25</td>
<td>26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>OIP3 [dBm]</td>
<td>14</td>
<td>15</td>
<td>15</td>
<td>14</td>
<td>21</td>
<td>16</td>
<td>+9</td>
<td>+9</td>
</tr>
<tr>
<td>Power [mW]</td>
<td>90</td>
<td>850</td>
<td>50</td>
<td>90</td>
<td>35</td>
<td>42</td>
<td>18</td>
<td>9</td>
</tr>
<tr>
<td>Area [mm²]</td>
<td>0.72</td>
<td>1.5</td>
<td>?</td>
<td>0.72</td>
<td>0.075</td>
<td>~0.25</td>
<td>.66</td>
<td>.66</td>
</tr>
<tr>
<td>External coils?</td>
<td>0</td>
<td>1</td>
<td>3</td>
<td>0 bondwire</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0 bondwire</td>
</tr>
<tr>
<td>CMOS Process</td>
<td>.18μ</td>
<td>.2μ</td>
<td>.18μ</td>
<td>.18μ</td>
<td>.25μ</td>
<td>.09μ</td>
<td>.35μ</td>
<td>.25μ</td>
</tr>
<tr>
<td>meas/sim</td>
<td>sim</td>
<td>sim</td>
<td>sim</td>
<td>meas</td>
<td>meas</td>
<td>meas</td>
<td>meas</td>
<td>meas</td>
</tr>
</tbody>
</table>