Optimal Positions of Twists in Global On-Chip Differential Interconnects

Share/Save/Bookmark

Mensink, Eisse and Schinkel, Daniël and Klumperink, Eric A.M. and Tuijl van, Ed and Nauta, Bram (2007) Optimal Positions of Twists in Global On-Chip Differential Interconnects. IEEE transactions on Very Large Scale Integration (VLSI) Systems, 15 (4). pp. 438-446. ISSN 1063-8210

[img]
Preview
PDF
1165Kb
Abstract:Crosstalk limits the achievable data rate of global on-chip interconnects on large CMOS ICs. This is especially the case, if low-swing signaling is used to reduce power consumption. Differential interconnects provide a solution for most crosstalk and noise sources, but not for neighbor-to-neighbor crosstalk in a data bus. This neighbor-to-neighbor crosstalk can be reduced with twists in the differential interconnect pairs. To reduce via resistance and metal layer use, we use as few twists as possible by placing only one twist in every even interconnect pair and only two twists in every odd interconnect pair. Analysis shows that there are optimal positions for the twists, which depend on the termination impedances of the interconnects. Theory and measurements on a 10-mm-long bus in 0.13-mum CMOS show that only one twist at 50% of the even interconnect pairs, two twists at 30% and 70% of the odd interconnect pairs, and both a low-ohmic source and a low-ohmic load impedance are very effective in mitigating the crosstalk
Item Type:Article
Copyright:© 2007 IEEE
Faculty:
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:http://purl.utwente.nl/publications/58143
Official URL:http://dx.doi.org/10.1109/TVLSI.2007.893661
Export this item as:BibTeX
EndNote
HTML Citation
Reference Manager

 

Repository Staff Only: item control page

Metis ID: 241650