Jitter requirements of the sampling clock in software radio receivers

Share/Save/Bookmark

Arkesteijn, Vincent J. and Klumperink, Eric A.M. and Nauta, Bram (2006) Jitter requirements of the sampling clock in software radio receivers. IEEE Transactions on Circuits and Systems II - Express Briefs, 53 (2). pp. 90-94. ISSN 1549-7747

open access
[img]
Preview
PDF
199kB
Abstract:The effective number of bits of an analog-to-digital converter (ADC) is not only limited by the quantization step inaccuracy but also by sampling time uncertainty. According to a commonly used model, the error caused by timing jitter, integrated over the whole bandwidth, should not be bigger than the quantization noise, for a full swing input signals at the maximum input frequency. This results in unfeasible phase noise requirements for the sampling clock in software radio receivers with direct RF sampling. However, for a radio receiver not the total integrated error is relevant, but only the error signal in the channel bandwidth. This paper explores the clock jitter requirements for a software radio application, using a more realistic model and taking into account the power spectrum of both the input signal and the spectrum of the sampling clock jitter. Using this model, we show that the clock jitter requirements are very similar to reciprocal mixing requirements of superheterodyne receivers.
Item Type:Article
Copyright:© 2006 IEEE
Faculty:
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:http://purl.utwente.nl/publications/57309
Official URL:http://dx.doi.org/10.1109/TCSII.2005.856893
Export this item as:BibTeX
EndNote
HTML Citation
Reference Manager

 

Repository Staff Only: item control page

Metis ID: 238054