Back to University of Twente portal
A CMOS Four-Quadrant Analog Multiplier
Bult, Klaas and Wallinga, Hans (1979) A CMOS Four-Quadrant Analog Multiplier. IEEE Journal of Solid-State Circuits, 21 (3). pp. 430-435. ISSN 0018-9200
![[img]](http://doc.utwente.nl/style/images/fileicons/application_pdf.png)
| PDF 998Kb |
| Abstract: | A new circuit configuration for an MOS four-quadrant analog multiplier circuit is presented. It is based on the square-law characteristics of the MOS transistor. Two versions have been realized. The first has a linearity better than 0.14 percent for an output current swing of 36 percent of the supply current and a bandwidth from dc to 1 MHz. The second version has floating inputs, a linearity of 0.4 percent at an output current swing of 40 percent of the supply current and a bandwidth from dc to above 4.5 MHz. |
| Item Type: | Article |
| Copyright: | ©1986 IEEE |
| Link to this item: | http://purl.utwente.nl/publications/56126 |
| Export this item as: | BibTeX EndNote HTML Citation Reference Manager |
Show download statistics for this publication
Show download statistics for this publicationRepository Staff Only: item control page