A CMOS analog continuous-time delay line with adaptive delay-time control


Bult, Klaas and Wallinga, Hans (1988) A CMOS analog continuous-time delay line with adaptive delay-time control. IEEE journal of solid-state circuits, 23 (3). pp. 759-766. ISSN 0018-9200

open access
Abstract:A CMOS analog continuous-time delay line composed of cascaded first-order current-domain all-pass sections is discussed. Each all-pass section consists of CMOS transistors and a single capacitor. The operation is based on the square-law characteristic of an MOS transistor in saturation. The delay time per section can either be controlled by an external voltage or locked to an external reference frequency by means of a control system which features a large capture range. Experimental verification has been performed on two setups: an integrated cascade of 26 identical all-pass sections and a frequency-locking system breadboard built around two identical on-chip all-pass sections
Item Type:Article
Copyright:© 1988 IEEE
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:http://purl.utwente.nl/publications/55781
Official URL:https://doi.org/10.1109/4.316
Export this item as:BibTeX
HTML Citation
Reference Manager


Repository Staff Only: item control page