Energy-Efficient NoC for Best-Effort Communication


Share/Save/Bookmark

Wolkotte, Pascal T. and Smit, Gerard J.M. and Becker, Jens E. (2005) Energy-Efficient NoC for Best-Effort Communication. In: Proceedings of the 15th International Conference on Field Programmable Logic and Applications 2005. IEEE Circuits and Systems Society, pp. 197-202. ISBN 9780780393622

[img]
Preview
PDF
296Kb
Abstract:A Network-on-Chip (NoC) is an energy-efficient on-chip communication architecture forMulti-Processor System-on-Chip (MPSoC) architectures. In an earlier paper we proposed a energy-efficient reconfigurable circuit-switched NoC to reduce the energy consumption compared to a packetswitched NoC. In this paper we investigate a chordal slotted ring and a bus architecture that can be used to handle the best-effort traffic in the system and configure the circuitswitched network. Both architectures are compared on their latency behavior and power consumption. At the same clock frequency, the chordal ring has the major benefit of a lower latency and higher throughput. But the bus has a lower overall power consumption at the same frequency. However, if we tune the frequency of the network to meet the throughput requirements of control network, we see that the ring consumes less energy per transported bit.
Item Type:Book Section
Copyright:© 2005 IEEE
Faculty:
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:http://purl.utwente.nl/publications/54753
Official URL:http://dx.doi.org/10.1109/FPL.2005.1515722
Export this item as:BibTeX
EndNote
HTML Citation
Reference Manager

 

Repository Staff Only: item control page

Metis ID: 229219