Back to University of Twente portal
Energy Model of Networks-on-Chip and a Bus
Wolkotte, Pascal T. and Smit, Gerard J.M. and Kavaldjiev, Nikolay and Becker, Jens E. and Becker, Jurgen (2005) Energy Model of Networks-on-Chip and a Bus. [Report]
![[img]](http://doc.utwente.nl/style/images/fileicons/application_pdf.png)
| PDF 94Kb |
| Abstract: | A Network-on-Chip (NoC) is an energy-efficient onchip communication architecture for Multi-Processor Systemon- Chip (MPSoC) architectures. In earlier papers we proposed two Network-on-Chip architectures based on packet-switching and circuit-switching. In this paper we derive an energy model for both NoC architectures to predict their energy consumption per transported bit. Both architectures are also compared with a traditional bus architecture. The energy model is primarily needed to find a near optimal run-time mapping (from an energy point of view) of inter-process communication to NoC links. |
| Item Type: | Report |
| Copyright: | © 2005 CTIT |
| Faculty: | Electrical Engineering, Mathematics and Computer Science (EEMCS) |
| Research Group: | |
| Link to this item: | http://purl.utwente.nl/publications/54529 |
| Official URL: | http://eprints.eemcs.utwente.nl/737/01/0000012f.pdf |
| Export this item as: | BibTeX EndNote HTML Citation Reference Manager |
Show download statistics for this publication
Show download statistics for this publicationRepository Staff Only: item control page
Metis ID: 228785