A CMOS compatible Process for Improved RF Performance on Highly Doped Substrates


Share/Save/Bookmark

Fernandez, Luis J. and Arz, Uwe and Schubert, Dirk and Berenschot, E. and Wiegerink, Remco and Flokstra, J. (2005) A CMOS compatible Process for Improved RF Performance on Highly Doped Substrates. In: 9th IEEE Workshop on Signal Propagation on Interconnects, 2005, 10-13 May 2005, Garmisch-Partenkirchen, Germany (pp. pp. 167-170).

open access
[img]
Preview
PDF
753kB
Abstract:In this paper we present a CMOS compatible process for CMOS-grade wafers in order to create specific areas where radio frequency (RF) devices can be implemented without the high losses associated to this substrate. The process is based on refilling of deep trenches, which allows the local replacement of the silicon substrate by silicon nitride, which has very good RF properties (tan /spl delta/ = 5-9 10/sup -4/). The trenches are in the order of 30 /spl mu/m deep and 2 /spl mu/m wide, leaving a space of 2 /spl mu/m in between where the silicon still remains. In this way, half of the lossy substrate is replaced by silicon nitride. We present measurement results which indicate that the RF performance of CMOS-grade wafers can be significantly improved, as well as a careful study of the most relevant fabrication parameters and the consequences for the final RF performance of the substrate. An additional advantage of this new technique is the possibility of using it as a pre-CMOS process, thus allowing monolithic integration of CMOS electronics and RF and microwave components.
Item Type:Conference or Workshop Item
Copyright:©2005 IEEE
Faculty:
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Science and Technology (TNW)
Research Group:
Link to this item:http://purl.utwente.nl/publications/54401
Official URL:http://dx.doi.org/10.1109/SPI.2005.1500935
Export this item as:BibTeX
EndNote
HTML Citation
Reference Manager

 

Repository Staff Only: item control page

Metis ID: 228536