A Transceiver for High-Speed Global On-Chip Data Communication


Share/Save/Bookmark

Schinkel, Daniël and Mensink, Eisse and Klumperink, Eric and Tuijl, Ed van and Nauta, Bram (2005) A Transceiver for High-Speed Global On-Chip Data Communication. In: ProRISC 2005, 16th Workshop on Circuits, Systems and Signal Processing, 17-18 November 2005, Veldhoven, The Netherlands (pp. pp. 279-283).

open access
[img]
Preview
PDF
2MB
Abstract:Global on-chip data communication is becoming a concern as the gap between transistor speed and interconnect bandwidth increases with CMOS process scaling. In this paper we show how a special form of equalization, pulse-width pre-emphasis, can significantly increase the data rate for a given length of uninterrupted interconnect, especially if used in combination with lowohmic termination and twisted differential interconnects. To validate these techniques, a bus-transceiver test chip in a 0.13μm, 1.2V, 6M copper CMOS process has been designed. The chip uses 10mm long differential interconnects with wire widths and spacing of only 0.4μm. With transceivers operating in conventional mode, the chip achieves only 0.55Gb/s/ch. The achievable data rate increases to 3Gb/s/ch (consuming 2pJ/bit) if pulse-width pre-emphasis and low-ohmic termination are turned on.
Item Type:Conference or Workshop Item
Copyright:© STW, Technology Foundation 2005
Faculty:
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:http://purl.utwente.nl/publications/53168
Export this item as:BibTeX
EndNote
HTML Citation
Reference Manager

 

Repository Staff Only: item control page

Metis ID: 225556