Optimally-Placed Twists in Global On-Chip Differential Interconnects

Mensink, Eisse and Schinkel, Daniël and Klumperink, Eric and Tuijl van, Ed and Nauta, Bram (2005) Optimally-Placed Twists in Global On-Chip Differential Interconnects. In: 31st European Solid-State Circuits Conference, ESSCIRC, September 12-16, 2005, Grenoble, France.

Preview

PDF
699Kb

Abstract:	A bus-transceiver test chip in 0.13 /spl mu/m CMOS achieves 3 Gb/s/ch over 10 mm long uninterrupted differential interconnect of only 0.8 /spl mu/m pitch. As crosstalk would impede this high data rate, twists are used. Analysis shows that the optimal positions of the twists depend on the termination of the interconnect. Theory and measurements show that only one twist at 50% of the even interconnects, two twists at 30% and 70% of the odd interconnects and equal source and load impedances are very effective in mitigating the crosstalk.
Item Type:	Conference or Workshop Item
Copyright:	© 2005 IEEE
Faculty:	Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:	Integrated Circuit Design (ICD)
Link to this item:	http://purl.utwente.nl/publications/52599
Official URL:	http://dx.doi.org/10.1109/ESSCIR.2005.1541663
Export this item as:	BibTeX EndNote HTML Citation Reference Manager

Repository Staff Only: item control page

Metis ID: 224239