Analog Circuits in Ultra-Deep-Submicron CMOS

Share/Save/Bookmark

Annema, Anne-Johan and Nauta, Bram and Langevelde, Ronald van and Tuinhout, Hans (2005) Analog Circuits in Ultra-Deep-Submicron CMOS. IEEE Journal of Solid-State Circuits, 40 (1). pp. 132-143. ISSN 0018-9200

open access
[img]
Preview
PDF
667kB
Abstract:Modern and future ultra-deep-submicron (UDSM) technologies introduce several new problems in analog design. Nonlinear output conductance in combination with reduced voltage gain pose limits in linearity of (feedback) circuits. Gate-leakage mismatch exceeds conventional matching tolerances. Increasing area does not improve matching any more, except if higher power consumption is accepted or if active cancellation techniques are used. Another issue is the drop in supply voltages. Operating critical parts at higher supply voltages by exploiting combinations of thin- and thick-oxide transistors can solve this problem. Composite transistors are presented to solve this problem in a practical way. Practical rules of thumb based on measurements are derived for the above phenomena.
Item Type:Article
Copyright:©2005 IEEE
Faculty:
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:http://purl.utwente.nl/publications/52564
Official URL:http://dx.doi.org/10.1109/JSSC.2004.837247
Export this item as:BibTeX
EndNote
HTML Citation
Reference Manager

 

Repository Staff Only: item control page

Metis ID: 224177