Back to University of Twente portal
Full chip modelling of ICs under CDM stress
Sowariraj, Mary Sheela Bobby (2005) Full chip modelling of ICs under CDM stress. thesis.
![[img]](http://doc.utwente.nl/style/images/fileicons/application_pdf.png) | PDF 3244Kb |
| Abstract: | In this thesis, CDM ESD stress on the Integrated Circuits (IC) and the various factors which affect the robustness of an IC design against CDM stress is investigated. One of the main reasons for CDM failure are the voltage gradients set across the circuit during CDM stress. The IC being also the source, its discharge current path is not constrained near the input and output pads as in other kinds of ESD stress. |
| Item Type: | Thesis |
| Faculty: | Electrical Engineering, Mathematics and Computer Science (EEMCS) |
| Research Group: | |
| Link to this item: | http://purl.utwente.nl/publications/50780 |
| Official URL: | http://doc.utwente.nl/50780/ |
| Export this item as: | BibTeX EndNote HTML Citation Reference Manager |
Show download statistics for this publication
Show download statistics for this publicationRepository Staff Only: item control page
Metis ID: 227986