An Interleaving Track & Hold with 7.6 ENOB @ 1.6 GS/s in 0.12 µm CMOS


Share/Save/Bookmark

Louwsma, Simon M. and Tuijl van, Ed J.M. and Vertregt, Maarten and Scholtens, Peter C.S. and Nauta, Bram (2004) An Interleaving Track & Hold with 7.6 ENOB @ 1.6 GS/s in 0.12 µm CMOS. In: ProRISC 2004, 15th Annual Workshop on Circuits, Systems and Signal Processing, 25-26 Nov 2004, Veldhoven, the Netherlands.

[img]
Preview
PDF
569Kb
Abstract:A 1.6 GS/s Track and Hold circuit that produces 16 interleaving, 100 MS/s voltage buffered output signals is presented. The achieved SFDR for a 950 MHz
full scale input signal is 50 dB. Phase alignment is 0.4 ps RMS and aperture uncertainty is 1 ps RMS. The chip includes two Analog to Digital Converters and a Switching Matrix to accommodate measurement of all sampled output signals and their timing relation. Chip area is 0.14 mm2 excluding the AD Converters. The chip is made in a 0.12 µm, 1.2 V CMOS Process. Power consumption of the interleaving T/H circuit is 32 mW.
Item Type:Conference or Workshop Item
Copyright:© STW, Technology Foundation 2004
Faculty:
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:http://purl.utwente.nl/publications/49274
Export this item as:BibTeX
EndNote
HTML Citation
Reference Manager

 

Repository Staff Only: item control page

Metis ID: 221474