Gate-capacitance extraction from RF C-V measurements


Sasse, G.T. and Kort, R. de and Schmitz, J. (2004) Gate-capacitance extraction from RF C-V measurements. In: 34th European Solid-State Device Research Conference, ESSDERC 2004, 21-23 September 2004, Leuven, Belgium (pp. pp. 113-116).

open access
Abstract:In this work, a full two-port analysis of an RF C-V measurement set-up is given. This two-port analysis gives insight on the limitations of the commonly used gate capacitance extraction, based on the Y/sub 11/ parameter of the device. It is shown that the parasitics of the device can disturb the extracted gate capacitance and a new extraction scheme, based on the Z-matrix, is introduced that eliminates the effect of these parasitics. Measurement results prove the validity of this new extraction scheme, under different conditions.
Item Type:Conference or Workshop Item
Copyright:©2004 IEEE
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:
Official URL:
Export this item as:BibTeX
HTML Citation
Reference Manager


Repository Staff Only: item control page

Metis ID: 219035