Designing outside rail constraints


Annema, Anne-Johan and Nauta, Bram and Langevelde, Ronald van and Tuinhout, Hans (2004) Designing outside rail constraints. In: IEEE International Solid-State Circuits Conference, ISSCC 2004, 15-19 February 2004, San Francisco, CA, USA (pp. pp. 134-135).

open access
Abstract:CMOS evolution introduces several problems in analog design. Gate-leakage mismatch exceeds matching tolerances requiring active cancellation techniques. One strategy to deal with the use of lower supply voltages is to operate critical parts at higher supply voltages, by exploiting combinations of thin and thick-oxide transistors.
Item Type:Conference or Workshop Item
Copyright:© 2004 IEEE
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:
Official URL:
Export this item as:BibTeX
HTML Citation
Reference Manager


Repository Staff Only: item control page

Metis ID: 218888