On Jitter due to Delay Cell Mismatch in DLL-based Clock Multipliers


Share/Save/Bookmark

Beek van de, R.C.H and Klumperink, E.A.M. and Vaucher, C.S. and Nauta, B. (2002) On Jitter due to Delay Cell Mismatch in DLL-based Clock Multipliers. In: IEEE International Symposium on Circuits and Systems, ISCAS 2002, 26-29 May 2002, Scottsdale, Arizona, USA.

[img]
Preview
PDF
467Kb
Abstract:This paper describes the jitter problem in DLL-based clock multipliers that arises due to stochastic mismatch in the delay cells that are used in the voltage controlled delay line of the DLL. An analysis is presented that relates the stochastic spread of the delay of the cells to the output jitter of the clock multiplier. This analysis shows that relative time deviations are highest in the middle of the delay line and proportional to the square root of the frequency multiplication factor of the structure. A circuit design technique, called impedance level scaling, is presented that allows the designer to optimize the noise and mismatch behavior of a circuit independent from other specifications such as speed and linearity. Applying this technique on delay cell design yields a direct trade-off between noise induced jitter and power usage, and between stochastic mismatch induced jitter and power usage.
Item Type:Conference or Workshop Item
Copyright:© 2002 IEEE
Faculty:
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:http://purl.utwente.nl/publications/43093
Official URL:http://dx.doi.org/10.1109/ISCAS.2002.1011008
Export this item as:BibTeX
EndNote
HTML Citation
Reference Manager

 

Repository Staff Only: item control page

Metis ID: 205869