���Novel technique for reliability testing of silicon integrated circuits


LeMinh, P. and Wallinga, H. and Woerlee, P.H. and Berg, A. van den and Holleman, J. (2001) ���Novel technique for reliability testing of silicon integrated circuits. In: In-Line Characterization, Yield, Reliability, and Failure Analysis in Microelectronic Manufacturing II, 31 May - 1 June 2001, Edinburgh, UK (pp. pp. 185-190).

[img] PDF - Published Version
Restricted to UT campus only
: Request a copy
Abstract:We propose a simple, inexpensive technique with high resolution to identify the weak spots in integrated circuits by means of a non-destructive photochemical process in which photoresist is used as the photon detection tool. The experiment was done to localize the breakdown link of thin silicon dioxide capacitors of 5 X 5 and 10 X 10 micrometer2 in sizes. Both positive and quasi-negative photoresists were employed. The resultant products are holes in the developed positive photoresist layer and mushroom- shaped spots in the quasi-negative one. Based on the photoresist decomposition energy dose, we could approximately calculate the light emitting power in the near UV range. Due to the proximity between the layer and the light source, the power is interpreted on a more accurate basis, which was a difficult task in previous research. The product sizes, dependent on the light emitting currents and exposure time, establish the core for a rough model that can be used for further application of this technique as a reliability analysis tool. One potential application is to detect and characterize regions of hot carriers on a VLSI circuit under operation for design improvement purpose.
Item Type:Conference or Workshop Item
Copyright:© 2001 SPIE
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:http://purl.utwente.nl/publications/42082
Export this item as:BibTeX
HTML Citation
Reference Manager


Repository Staff Only: item control page

Metis ID: 200336