Novel Technique for Reliability Testing of Silicon Integrated Circuits
Le Minh, P. and Wallinga, H. and Woerlee, P.H. and Berg, A. van den and Holleman, J. (2001) Novel Technique for Reliability Testing of Silicon Integrated Circuits. In: In-line characterization, yield, reliability, and failure analysis in microelectronic manufacturing II, 31 May - 1 June 2001, Edinburgh, UK (pp. pp. 185-190).
Full text not available from this repository. The author is invited to upload the full text of this publication.
|Item Type:||Conference or Workshop Item|
|Additional information:||Proceedings of SPIE 4406|
|Copyright:||© 2001 SPIE|
Electrical Engineering, Mathematics and Computer Science (EEMCS)
|Link to this item:||http://purl.utwente.nl/publications/42082|
|Export this item as:||BibTeX|
Daily downloads in the past month
Monthly downloads in the past 12 months
Repository Staff Only: item control page
Metis ID: 200336