ECR plasma deposited SiO2 and Si3N4 layers : a room temperature technology


Share/Save/Bookmark

Isai, Gratiela Ileana (2003) ECR plasma deposited SiO2 and Si3N4 layers : a room temperature technology. thesis.

open access
[img]
Preview
PDF
2MB
Abstract:PMOSFETs with gate dielectrics deposited by multipolar ECR plasma source at 5000C and near room temperatures have been fabricated with a simple and fast manufacturing process. The transistors exhibited low threshold voltage (-1,25 V, -2.5 V), reasonably high mobilities (101 cm2/Vs), low off-currents 10-12 A) and subthreshold slopes (~ 0.3 V/dec.). Decreasing the deposition temperature of the gate dielectric did not considerably degrade the transistor parameters. The reference MOSFETs with thermally grown (10500C) SiO2 had superior characteristics. However, the transistors with low temperature dielectrics were reasonably good, considering the temperature used. Thin film n-channel transistors with large grain silicon and low temperature ECR gate dielectric exhibited high mobilities (300-400 cm2/Vs) and low threshold voltage of -1 V. The off current of these devices was rather high.
Item Type:Thesis
Faculty:
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:http://purl.utwente.nl/publications/41455
Official URL:http://doc.utwente.nl/41455/
Export this item as:BibTeX
EndNote
HTML Citation
Reference Manager

 

Repository Staff Only: item control page

Metis ID: 214268