The synthesis of a hardware scheduler for Non-Manifest Loops


Mansour, Omar and Molenkamp, Egbert and Krol, Thijs (2002) The synthesis of a hardware scheduler for Non-Manifest Loops. In: Euromicro Symposium on Digital System Design, DSD, September 4-6, 2002, Dortmund, Germany (pp. pp. 78-85).

open access
Abstract:This paper addresses the hardware implementation of a dynamic scheduler for non-manifest data dependent periodic loops. Static scheduling techniques which are known to give near optimal scheduling-solutions for manifest loops, fail at scheduling non-manifest loops, since they lack the run time information needed which makes a static schedule feasible. In this paper a dynamic scheduling approach was chosen to circumvent this problem. We present a case study using VHDL where the focus lies on implementations with minimal memory usage and low communication overhead between various components of the architecture. This has resulted in an efficient and synthesisable system.
Item Type:Conference or Workshop Item
Copyright:© 2002 IEEE
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:
Official URL:
Export this item as:BibTeX
HTML Citation
Reference Manager


Repository Staff Only: item control page

Metis ID: 209133