The synthesis of a hardware scheduler for Non-Manifest Loops


Share/Save/Bookmark

Mansour, Omar and Molenkamp, Egbert and Krol, Thijs (2002) The synthesis of a hardware scheduler for Non-Manifest Loops. In: Euromicro Symposium on Digital System Design, DSD, September 4-6, 2002, Dortmund, Germany.

[img]
Preview
PDF
479Kb
Abstract:This paper addresses the hardware implementation of a dynamic scheduler for non-manifest data dependent periodic loops. Static scheduling techniques which are known to give near optimal scheduling-solutions for manifest loops, fail at scheduling non-manifest loops, since they lack the run time information needed which makes a static schedule feasible. In this paper a dynamic scheduling approach was chosen to circumvent this problem. We present a case study using VHDL where the focus lies on implementations with minimal memory usage and low communication overhead between various components of the architecture. This has resulted in an efficient and synthesisable system.
Item Type:Conference or Workshop Item
Copyright:© 2002 IEEE
Faculty:
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:http://purl.utwente.nl/publications/38172
Official URL:http://dx.doi.org/10.1109/DSD.2002.1115354
Export this item as:BibTeX
EndNote
HTML Citation
Reference Manager

 

Repository Staff Only: item control page

Metis ID: 209133