Exploring Energy-Efficient Reconfigurable Architectures for DSP Algorithms


Share/Save/Bookmark

Heysters, Paul M. and Smit, Jaap and Smit, Gerard J.M. and Havinga, Paul J.M. (2000) Exploring Energy-Efficient Reconfigurable Architectures for DSP Algorithms. In: PROGRESS 2000 Workshop on Embedded Systems, October 13, 2000, Utrecht, The Netherlands.

[img]PDF
627Kb
Abstract:Future hand-held multimedia terminals require a very high performance on a very small energy budged. Such devices can only be realized if their entire system is energy cognisant. In this paper a reconfigurable systems-architecture for mobile multimedia systems is introduced. The Field Programmable Function Array (FPFA) is discussed in detail. Several digital signal processing algorithms are discussed and mapped on the FPFA. Also,the power radius theory about low-power design is introduced.
Item Type:Conference or Workshop Item
Copyright:© 2000 STW Technology Foundation
Faculty:
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:http://purl.utwente.nl/publications/18888
Export this item as:BibTeX
EndNote
HTML Citation
Reference Manager

 

Repository Staff Only: item control page

Metis ID: 119410