Two-level pipelined systolic array graphics engine

Jayasinghe, J.A.K.S. and Karagiannis, G. and El Hadidy, F. Moelaert and Herrmann, O.E. and Smit, J. (1990) Two-level pipelined systolic array graphics engine. In: IEEE 1990 Custom Integrated Circuits Conference, 13-16 May 1990, Boston, MA , USA.

Preview

PDF
339Kb

Abstract:	A silicon implementation of a two-level pipelined SAG (systolic array graphics) engine supporting an advanced instructions set is reported. The advantage of the two-level pipelining is that it can provide a complex functionality at high pixel rates, which is difficult to achieve by other means using less silicon area. As computer graphics users have a great desire for high image quality, high interaction speed and high resolution, it is expected that two-level pipelined SAG engines will be a breakthrough for real-time computer graphics
Item Type:	Conference or Workshop Item
Copyright:	©1990 IEEE
Faculty:	Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:	Design and Analysis of Communication Systems (DACS)
Link to this item:	http://purl.utwente.nl/publications/16198
Official URL:	http://dx.doi.org/10.1109/CICC.1990.124759
Export this item as:	BibTeX EndNote HTML Citation Reference Manager

Show download statistics for this publication

Repository Staff Only: item control page

Metis ID: 113083