Computer-Aided Test Flow in Core-Based Design

Zivkovic, V.A. and Tangelder, R.J.W.T. and Kerkhoff, H.G. (2000) Computer-Aided Test Flow in Core-Based Design. In: 22nd International Conference on Microelectronics, 2000, 14-17 May 2000 , Nis, Yugoslavia.

Preview

PDF
322Kb

Abstract:	This paper copes with the test-pattern generation and fault coverage determination in the core based design. The basic core-test strategy that one has to apply in the core-based design is stated in this work. A Computer-Aided Test (CAT) flow is proposed resulting in accurate fault coverage of embedded cores. The CAT now is applied to a few cores within the Philips Core Test Pilot IC project
Item Type:	Conference or Workshop Item
Copyright:	©2000 IEEE
Faculty:	Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:	Computer Architecture for Embedded Systems (CAES)
Link to this item:	http://purl.utwente.nl/publications/16130
Official URL:	http://dx.doi.org/10.1109/ICMEL.2000.838790
Export this item as:	BibTeX EndNote HTML Citation Reference Manager

Show download statistics for this publication

Repository Staff Only: item control page

Metis ID: 113015