'Switched Biasing' reduces both MOSFET 1/f Noise and Power consumption
Gierkink, Sander L.J. and Klumperink, Eric A.M. and Tuijl, Ed van and Nauta, Bram (1999) 'Switched Biasing' reduces both MOSFET 1/f Noise and Power consumption. In: 10th IEEE/ProRISC Workshop on Circuits, Systems and Signal Processing, 25 - 26 November 1999, Mierlo, The Netherlands (pp. pp. 173-176).
|Abstract:||“Switched Biasing” is proposed as a new circuit technique that exploits an intriguing physical effect: cycling a MOS transistor between strong inversion and accumulation reduces its intrinsic 1/f noise. The technique is implemented in a 0.8mm CMOS sawtooth oscillator by periodically off-switching of the bias currents during time intervals that they are not contributing to the circuit
operation. Measurements show a reduction of the 1/f noise induced phase noise by more than 8 dB, while the power consumption is reduced by more than 30% as well.
|Item Type:||Conference or Workshop Item|
Electrical Engineering, Mathematics and Computer Science (EEMCS)
|Link to this item:||http://purl.utwente.nl/publications/16031|
|Export this item as:||BibTeX|
Daily downloads in the past month
Monthly downloads in the past 12 months
Repository Staff Only: item control page
Metis ID: 112913