Gate Current and Oxide Reliability in p+ Poly MOS Capacitors with Poly-Si and Poly-Ge0.3 Si0.7 Gate Material

Share/Save/Bookmark

Salm, C. and Klootwijk, J.H. and Ponomarev, Y. and Boos, P.W.M. and Gravesteijn, D.J. and Woerlee, P.H. (1998) Gate Current and Oxide Reliability in p+ Poly MOS Capacitors with Poly-Si and Poly-Ge0.3 Si0.7 Gate Material. IEEE Electron Device Letters, 19 (7). pp. 213-215. ISSN 0741-3106

[img]
Preview
PDF
68Kb
Abstract:Fowler-Nordheim (FN) tunnel current and oxide reliability of PRiLOS capacitors with a p+ polycrystalline silicon (poly-Si) and polycrystalline germanium-silicon (poly-Ge0.3Si0.7 ) gate on 5.6-nm thick gate oxides have been compared. It is shown that the FN current depends on the gate material and the bias polarity. The tunneling barrier heights, ¿B, have been determined from FN-plots. The larger barrier height for negative bias, compared to positive bias, suggests that electron injection takes place from the valence band of the gate. This barrier height for the GeSi gate is 0.4 eV lower than for the Si gate due to the higher valence band edge position. Charge-to-breakdown (Qbd) measurements show improved oxide reliability of the GeSi gate on of PMOS capacitors with 5.6 nm thick gate oxide. We confirm that workfunction engineering in deep submicron MOS technologies using poly-GeSi gates is possible without limiting effects of the gate currents and oxide reliability
Item Type:Article
Copyright:© 1998 IEEE
Faculty:
Electrical Engineering, Mathematics and Computer Science (EEMCS)
Research Group:
Link to this item:http://purl.utwente.nl/publications/15140
Official URL:http://dx.doi.org/10.1109/55.701420
Export this item as:BibTeX
EndNote
HTML Citation
Reference Manager

 

Repository Staff Only: item control page

Metis ID: 112012